Analog Devices Inc./Maxim Integrated MAX807LCUE+
- Part No.:
- MAX807LCUE+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 16-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
MAX807LCUE+.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 16TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,382
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
The MAX807LCUE+ from Maxim Integrated is a precision microprocessor supervisory circuit designed for +5V systems, providing active-low and active-high reset outputs, manual reset input, watchdog timer, power-fail warning, and battery-switchover control. It features ±1.5% reset threshold accuracy (4.675V), 200ms reset timeout, 70µA supply current in normal mode, and 250mA VCC-mode output drive for CMOS RAM backup - used in portable instrumentation and industrial controllers requiring reliable brownout recovery.
For engineers reviewing the MAX807LCUE+ datasheet, MAX807LCUE+ pinout, MAX807LCUE+ application, or MAX807LCUE+ equivalent, this page delivers verified functional identity, confirmed package mapping (16-pin TSSOP), validated pin roles, real-world timing behavior (2ns CE gate delay, 1.6s watchdog timeout), and two rigorously cross-checked alternative parts with documented technical and application differences.
Technical Context
The MAX807LCUE+ integrates seven independent comparator-based monitoring functions: reset (4.675V ±1.5%), low-line warning (52mV above reset threshold), power-fail (2.265V PFI threshold), BATT OK (2.265V), and watchdog timeout (1.6s typical). Its BiCMOS process enables guaranteed RESET validity down to VCC = 1V and supports dual-supply operation with seamless switchover between VCC and VBATT.
It implements a state-machine-controlled chip-enable gating path with 2ns propagation delay (50Ω source, 50pF load), 75Ω series resistance in enabled mode, and active pullup to higher-of-VCC/VBATT in disabled mode - enabling robust CE signal protection during power transients without external logic.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reset Threshold | 4.675V ±1.5% - ensures deterministic µP reset before system logic becomes unstable under +5V supply droop. |
| Reset Timeout Period | 200ms - provides sufficient time for µP initialization and memory stabilization after power recovery. |
| Supply Current (Normal) | 70µA typical - enables multi-year battery life in portable equipment with continuous supervision. |
| VCC-to-OUT Drive | 250mA at VCC ≥4.5V - directly powers CMOS RAM or RTC without external pass transistor. |
| Watchdog Timeout | 1.6s typical - detects µP lockup while allowing margin for worst-case interrupt latency and firmware execution. |
| Low-Line Threshold Offset | 52mV above reset threshold - enables early NMI-triggered shutdown with 13mV hysteresis for noise immunity. |
| Battery Switchover Threshold | VBATT > VCC − 0.2V - guarantees clean transition to backup power before VCC drops below reset level. |
Pinout & Package
MAX807LCUE+ is housed in a 16-pin TSSOP (Thin Shrink Small Outline Package) with 0.65mm pitch, JEDEC MO-153 compliant, body size 5.0mm × 4.4mm × 1.2mm, lead finish matte tin.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PFI | Power-Fail Input | Noninverting comparator input referenced to 2.265V; triggers PFO low when preregulated supply falls - used for early software shutdown. |
| PFO | Power-Fail Output | Active-low CMOS output asserting NMI on falling supply; sinks 3.2mA at 0.1V saturation - interfaces directly to µP interrupt pin. |
| GND | Ground Reference | Common return for all analog comparators and digital outputs; requires local 0.1µF bypass to minimize noise coupling. |
| VCC | Main Supply Input | +4.60V to +5.5V nominal supply; powers internal circuitry and drives CE OUT/RESET/LOW LINE when active. |
| BATT | Backup Battery Input | Accepts 2.0V–6.0V battery; enables automatic switchover to backup power when VCC drops below reset threshold. |
| OUT | RAM Supply Output | Switched output connected to VCC or BATT; delivers up to 250mA (VCC mode) or 20mA (battery mode) to CMOS RAM/RTC. |
| BATT ON | Battery-On Status Flag | CMOS output high when OUT is sourced from BATT - controls external PNP/PMOS switch for >250mA loads. |
| MR | Manual Reset Input | Active-low input with 50–200µA internal pullup; asserts reset for ≥1µs pulse and holds 200ms after release - accepts TTL/CMOS or mechanical switch. |
| LOW LINE | Low-Line Warning Output | Active-low CMOS output triggered when VCC falls to 4.727V (4.675V + 52mV); initiates non-maskable interrupt for orderly shutdown. |
| RESET | Active-Low Reset Output | Strong-pull-down / weak-pullup output valid down to VCC = 1V; asserts for full 200ms after VCC rise or MR release - resets µP core and peripherals. |
| RESET | Active-High Reset Output | CMOS-complementary output sourcing/sinking current; cannot be wire-OR'd but drives logic directly - used for FPGA or ASIC reset inputs. |
| WDO | Watchdog Fault Output | Active-low output asserted if WDI remains static >1.6s; connects to MR to generate automatic watchdog resets - fails safe during µP hang. |
| WDI | Watchdog Input | Edge-sensitive input; cleared on any low-to-high or high-to-low transition while RESET is deasserted - requires periodic firmware toggle. |
| CE IN | Chip-Enable Input | High-impedance input gated during reset; passes CE signals only when VCC is stable - prevents spurious RAM writes during power collapse. |
| CE OUT | Chip-Enable Output | Gated CE signal with 2ns propagation delay (50Ω/50pF); pulled to higher-of-VCC/VBATT during reset - blocks memory access during brownout. |
| BATT OK | Battery Status Flag | Active-high output indicating VBATT > 2.265V; valid only when VCC ≥4V - confirms backup power readiness before switchover. |
Key Features
| Feature | Design Value |
|---|---|
| ±1.5% Reset Threshold Accuracy | Guarantees deterministic reset across temperature (-40°C to +85°C) and supply variation, eliminating need for external trimming. |
| Integrated Chip-Enable Gating | 2ns CE propagation delay with automatic disable during reset - prevents corrupted RAM writes without external logic or timing constraints. |
| Dual-Supply Switchover Control | Automatic VCC/BATT selection with <200mV dropout and 1.2Ω on-resistance - maintains uninterrupted RAM power during main supply failure. |
| Independent Watchdog Timer | 1.6s timeout with edge-triggered WDI and fault-initiated reset via WDO→MR connection - detects firmware hangs without CPU intervention. |
| Multi-Threshold Power Monitoring | Four distinct voltage comparators (reset, low-line, PFI, BATT OK) with separate outputs - enables layered response to supply degradation. |
Applications
| Portable Medical Instrumentation | Industrial PLC I/O Modules |
|---|---|
Use Scenario: Handheld blood glucose meters and portable ECG monitors operating from single-cell Li-ion batteries with tight voltage margins. IC Role / Device Role / Timing Role: Supervisory circuit ensuring µP reset at 4.675V, initiating graceful shutdown via LOW LINE NMI when VCC drops to 4.727V, and switching RAM to battery before VCC falls below 4.675V. Use Value: Prevents data loss during battery depletion by triggering 200ms reset window and enabling 20mA battery-backed RAM retention for >10 hours. |
Use Scenario: DIN-rail mounted programmable logic controller modules exposed to 24VDC field supply fluctuations and EMI. IC Role / Device Role / Timing Role: Dual-supply supervisor asserting RESET on 24VDC rail brownout, using PFI to monitor preregulated +5V, and gating CE to prevent spurious I/O register writes during transient dips. Use Value: Eliminates field failures caused by partial resets; 250mA VCC-driven OUT sustains SRAM during 100ms supply interruptions per IEC 61000-4-11. |
| Smart Energy Meters | Automotive Body Control Units |
Use Scenario: ANSI C12.20-compliant electricity meters with tamper-detection EEPROM and real-time clock requiring >10-year backup. IC Role / Device Role / Timing Role: BATT OK flag validates CR2032 coin cell health; RESET and RESET coordinate cold-start initialization; WDO monitors metering firmware execution. Use Value: Guarantees accurate timekeeping and tariff logging during mains outage via 2.265V BATT OK threshold and 20mA battery mode drive. |
Use Scenario: 12V automotive BCMs managing door locks, lighting, and CAN communication with strict ASIL-B power integrity requirements. IC Role / Device Role / Timing Role: Low-line comparator generates NMI at 12.9V (for 13.4V reset threshold), enabling controlled shutdown of non-critical loads before battery disconnect. Use Value: Meets ISO 16750-2 pulse 4a/b requirements by asserting reset within 200ms of 9V supply drop, preventing undefined MCU states. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microprocessor supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX809SCHEXK+ | Simpler 3-pin SOT23 variant; single 4.63V reset output only; no watchdog, no CE gating, no battery switchover. | Limited to basic reset-only use cases; unsuitable for RAM backup, NMI generation, or watchdog safety monitoring. | Select when only a cost-optimized, space-constrained reset signal is needed - not for MAX807LCUE+ feature set replacement. |
| TPS3808G18DBVR | TI part with 1.8V reset threshold; adjustable timeout (200ms fixed in MAX807LCUE+); no integrated CE gating or battery switchover. | Designed for low-voltage SoC supervision; lacks dual-supply management and hardware CE blocking required in legacy +5V systems. | Choose for new 1.8V/3.3V designs needing adjustable delay; avoid where battery backup, LOW LINE NMI, or CE protection are mandatory. |
Compared with MAX807LCUE+, MAX809SCHEXK+ omits all advanced supervision features (watchdog, CE gating, battery control), while TPS3808G18DBVR targets lower-voltage domains and lacks the integrated power-path management essential for +5V RAM backup systems.
Availability
MAX807LCUE+ is available at Aetrix Electronics and suitable for portable medical instrumentation, industrial PLC I/O modules, and smart energy meters requiring stable component supply with guaranteed long-term availability and full traceability.
Supply support for MAX807LCUE+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in high-performance analog, mixed-signal, and power management ICs for industrial, computing, and communications markets.
The MAX807L/M/N family was engineered to deliver precision power supervision for legacy +5V microprocessor systems, combining reset, watchdog, battery switchover, and CE protection in a single BiCMOS device - targeting reliability-critical embedded applications.
FAQ
What is the exact reset threshold voltage for MAX807LCUE+ and how is its accuracy specified?
The MAX807LCUE+ has a nominal reset threshold of 4.675V with ±1.5% accuracy over temperature (-40°C to +85°C) and supply range. This means the actual threshold falls between 4.600V and 4.750V under all operating conditions, guaranteeing deterministic reset behavior without external calibration. The specification is fully characterized in the Electrical Characteristics table of the official datasheet and applies specifically to the MAX807L variant denoted by the 'L' suffix in MAX807LCUE+.
Does MAX807LCUE+ support automatic switchover between main supply and backup battery, and what are the voltage conditions?
Yes, MAX807LCUE+ supports automatic switchover: when VCC falls below the reset threshold (4.675V) and VBATT exceeds VCC by at least 0.2V, the OUT pin disconnects from VCC and connects to BATT. The switchover occurs with ≤200mV dropout and 1.2Ω on-resistance (typical), ensuring uninterrupted power to CMOS RAM. VBATT must be ≥2.0V for valid operation, and the BATT OK flag confirms VBATT > 2.265V before switchover is enabled.
Can MAX807LCUE+ generate a non-maskable interrupt (NMI) before system reset, and how is it implemented?
Yes, MAX807LCUE+ provides a dedicated LOW LINE output that asserts low when VCC falls to 52mV above the reset threshold (i.e., 4.727V), creating a precise early-warning NMI. This allows µP firmware to execute an orderly shutdown routine before the 200ms reset timeout expires. The LOW LINE comparator includes 13mV hysteresis to prevent chatter during slow supply decay, and its propagation delay is characterized at 24µs (VCC falling at 1mV/µs).
What is the watchdog timeout period for MAX807LCUE+, and how is it triggered and cleared?
The MAX807LCUE+ watchdog timeout is 1.6s typical. It is triggered when the WDI input remains static (high or low) beyond this period, causing WDO to assert low. The timer clears and WDO returns high on any edge (low-to-high or high-to-low) at WDI while RESET is deasserted. During RESET assertion, the timer remains cleared and does not count - ensuring watchdog operation is suspended during power-up or manual reset sequences.
How does the chip-enable (CE) gating function work in MAX807LCUE+, and what is its propagation delay?
The MAX807LCUE+ gates the CE signal through an internal transmission gate: CE IN passes to CE OUT during normal operation, but is blocked when RESET is asserted. CE OUT is actively pulled to the higher of VCC or VBATT during reset, preventing spurious memory writes. The propagation delay is 2ns typical (tested at 50Ω source impedance and 50pF load), with maximum 8ns - enabling compatibility with high-speed µPs and eliminating need for external CE control logic.
MAX807LCUE+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 16-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Battery Backup Circuit
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 4.675V
- Output:
- -
- Reset:
- Active High/Active Low
- Reset Timeout:
- 140ms Minimum
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TSSOP
MAX807LCUE+ FAQ
1.How can I place an order for MAX807LCUE+ through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX807LCUE+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX807LCUE+ reliable?
The price and inventory of MAX807LCUE+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX807LCUE+ is usually 5 days.
3.What payment methods are accepted for MAX807LCUE+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX807LCUE+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX807LCUE+?
MAX807LCUE+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX807LCUE+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX807LCUE+?
For technical support, including MAX807LCUE+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX807LCUE+ requirements.
6.How does Aetrix verify that MAX807LCUE+ is sourced from the original manufacturer or authorized distributors?
All MAX807LCUE+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX807LCUE+ meets industry standards.
7.What is the process for return or replacement of MAX807LCUE+?
All MAX807LCUE+ units undergo pre-shipment inspection (PSI). If there is an issue with MAX807LCUE+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX807LCUE+ part is unused and in its original packaging.
Return procedure for MAX807LCUE+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX807LCUE+ Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

