My Inquiry
My Account
Analog Devices Inc./Maxim Integrated MAX807LEWE+T
- Part No.:
- MAX807LEWE+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
MAX807LEWE+T.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 16SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:4,668
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
The MAX807LEWE+T from Maxim Integrated is a precision microprocessor supervisory circuit designed for +5V systems, providing active-low and active-high reset outputs, manual reset input, watchdog timer, two-stage power-fail warning (PFI/PFO), low-line comparator (52mV above reset threshold), battery switchover (250mA VCC mode / 20mA battery mode), and chip-enable gating with 2ns propagation delay - all in a 16-pin TSSOP package. It ensures reliable µP startup, brownout recovery, and orderly shutdown in portable and industrial embedded systems.
For engineers reviewing the MAX807LEWE+T datasheet, MAX807LEWE+T pinout, MAX807LEWE+T application, or MAX807LEWE+T equivalent, this page delivers verified functional identity, exact reset threshold (4.675V ±1.5%), battery switchover behavior, watchdog timeout (1.6s), CE gating specs, and validated alternative parts - enabling confident selection for power-monitoring-critical designs.
Technical Context
The MAX807LEWE+T integrates seven independent monitoring functions: a precision reset comparator (±1.5% accuracy at 4.675V), a dedicated low-line comparator with 52mV offset and ±1.5% hysteresis, a 1.6s watchdog timer with WDI/WDO interface, a power-fail comparator (2.265V threshold), manual reset logic with 200ms timeout, battery switchover control with BATT ON flag, and bidirectional CE signal gating using BiCMOS transmission gates.
Its architecture supports dual-supply operation (VCC and VBATT), guarantees RESET validity down to VCC = 1V, maintains <70µA supply current in normal mode and <1µA in battery-standby, and delivers rail-to-rail CMOS logic outputs (RESET, RESET, WDO, PFO, LOW LINE, BATT OK) with defined sink/source drive strength and propagation timing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reset Threshold | 4.675V ±1.5% - ensures deterministic µP reset before system voltage violates minimum operating spec for +5V logic. |
| Reset Timeout Period | 200ms - provides sufficient time for µP initialization and peripheral stabilization after power-up or MR release. |
| Watchdog Timeout | 1.6s typical - detects µP lockup or software hang without requiring external timing components. |
| VCC-to-OUT Drive Capability | 250mA at VCC ≥4.5V - directly powers CMOS RAM or real-time clocks during main supply operation. |
| Battery Backup Output Current | 20mA at VBATT = 2.8V - sustains low-power logic (RAM, RTC) during extended VCC loss while minimizing battery drain. |
| CE IN to CE OUT Propagation Delay | 2ns typical - preserves high-speed memory access timing integrity during normal operation and prevents corruption during reset. |
| Supply Current (Normal Mode) | 70µA typical - enables long battery life in portable equipment without sacrificing supervision accuracy or speed. |
Pinout & Package
MAX807LEWE+T is housed in a 16-pin TSSOP (Thin Shrink Small Outline Package) with 0.65mm pitch, JEDEC MO-153 compliant, body size 5.0mm × 4.4mm × 1.2mm, lead finish matte tin, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PFI | Power-Fail Input | Non-inverting input of uncommitted comparator; triggers PFO low when voltage falls below 2.265V - used for early preregulated supply monitoring. |
| PFO | Power-Fail Output | Active-low CMOS output asserted when PFI < 2.265V; sinks 3.2mA, supports NMI generation for orderly shutdown. |
| GND | Ground Reference | Primary return path for all internal comparators, outputs, and bias circuits; must be low-impedance connection to system ground plane. |
| VCC | Main Supply Input | +4.60V to +5.5V nominal input; powers internal circuitry and drives CE OUT, RESET, and other VCC-referenced outputs. |
| BATT | Backup Battery Input | Accepts 2.0V–6.0V backup source; enables automatic switchover to battery when VCC drops below reset threshold. |
| OUT | Output Supply Voltage | Switched output connected to VCC or BATT; delivers up to 250mA (VCC mode) or 20mA (battery mode) to CMOS RAM/RTC. |
| RESET | Active-Low Reset Output | Open-drain–like strong-pulldown/weak-pullup output; asserted low during power-up/down/brownout; valid down to VCC = 1V. |
| RESET | Active-High Reset Output | Full CMOS output (source/sink capable); inverse of RESET; not wire-ORable but suitable for direct µP reset input. |
| WDO | Watchdog Fault Output | Active-low CMOS output asserted if WDI remains static >1.6s; connects to MR to auto-generate watchdog-triggered resets. |
| CE OUT | Chip-Enable Output | Gated CE signal; pulled to higher of VCC/BATT when disabled (during reset); passes CE IN transitions when enabled. |
| CE IN | Chip-Enable Input | High-impedance input during reset (±1µA leakage); presents ~75Ω series resistance when enabled - matches standard CE drivers. |
| BATT ON | Battery-On Status Flag | CMOS output high when OUT is connected to BATT; drives external PNP/PMOS switch for >250mA load requirements. |
| MR | Manual Reset Input | Active-low input with internal 50–200µA pullup; asserts reset when pulled low; debounced internally - no external RC needed. |
| LOW LINE | Low-Line Warning Output | Active-low CMOS output triggered when VCC falls to 52mV above reset threshold; initiates non-maskable interrupt for controlled shutdown. |
| BATT OK | Battery-OK Status Flag | Active-high CMOS output asserted when VBATT > 2.265V; confirms backup battery is present and within operational range. |
| WDI | Watchdog Input | Edge-sensitive input; toggling clears 1.6s watchdog timer; left floating disables watchdog (WDO remains high). |
Key Features
| Feature | Design Value |
|---|---|
| ±1.5% Reset Threshold Accuracy | Guarantees precise power-on reset point across temperature (-40°C to +85°C), eliminating need for external trimming in +5V systems. |
| Dual Reset Outputs (RESET/RESET) | Supports both active-low and active-high µP reset inputs simultaneously - eliminates level-shifting or inverter logic on PCB. |
| Two-Stage Power Monitoring | Combines 2.265V PFI/PFO for early power-fail detection and 52mV-above-reset LOW LINE for mid-fall warning - enables tiered shutdown response. |
| Integrated CE Signal Gating | Prevents spurious memory writes during power transients by disabling CE path during reset - no external logic or FPGA intervention required. |
| Battery Switchover with BATT ON Flag | Automatically routes OUT between VCC and BATT; BATT ON output controls external high-current switches - scales beyond 250mA loads. |
| 1.6s Watchdog Timer with WDI/WDO Interface | Self-contained fault detection that requires only one µP GPIO toggle per timeout period - reduces firmware complexity vs. external timers. |
Applications
| Portable Medical Monitor | Industrial PLC Controller |
|---|---|
|
Use Scenario: Battery-powered ECG monitor with SRAM-based waveform buffer and real-time clock, operating in field environments with unstable USB/adapter input. IC Role / Device Role: Supervisory hub managing VCC brownout detection, battery switchover to preserve patient data, and watchdog-triggered recovery from sensor firmware hangs. Use Value: 200ms reset timeout and 4.675V ±1.5% threshold prevent false resets during brief line dips; 20mA battery mode extends runtime without compromising RAM retention. |
Use Scenario: DIN-rail mounted PLC with dual 24VDC inputs, onboard flash memory, and Ethernet communication - requiring fail-safe boot and graceful I/O shutdown. IC Role / Device Role: Central power supervisor generating NMI via LOW LINE for firmware-controlled I/O deactivation, and asserting PFO to trigger backup power engagement. Use Value: 52mV low-line hysteresis and 14µs PFI-to-PFO delay enable deterministic, jitter-free shutdown sequencing before VCC collapse. |
| Point-of-Sale Terminal | Smart Energy Meter |
|
Use Scenario: Credit card terminal with EEPROM-based transaction log, Li-ion backup, and contactless reader - subject to frequent AC adapter disconnects. IC Role / Device Role: Dual-role supervisor: monitors main 5V rail for reset, gates CE to prevent EEPROM corruption during power loss, and validates BATT OK before enabling write cycles. Use Value: CE IN-to-CE OUT 2ns delay preserves high-speed SPI EEPROM access timing; BATT OK flag prevents writes to degraded backup cells. |
Use Scenario: ANSI C12.22-compliant meter with tamper-detection RTC, FRAM data logger, and isolated RS-485 - deployed in utility substations with noisy 120/240VAC supplies. IC Role / Device Role: Precision voltage guardian ensuring µP operates only within 4.675V ±1.5% window, while using PFI to monitor auxiliary 3.3V regulator health. Use Value: 2.265V PFI threshold allows independent monitoring of secondary rails; ±1.5% accuracy meets ANSI C12.20 Class 0.2 voltage tolerance requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microprocessor supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX809SEUR+T | Single active-low reset output only; no watchdog, no CE gating, no battery switchover; 4.63V threshold (±2.5%); SOT23-3 package. | Suitable for basic reset-only use cases where space and cost constrain feature set; lacks multi-rail monitoring and data protection logic. | Select when only guaranteed power-on reset is required and board area is critical - not for battery-backed or watchdog-dependent systems. |
| TPS3808G18DBVR | Adjustable reset threshold (via external resistor); no low-line comparator or PFI/PFO; no battery switchover; 1.8V fixed option; 6-pin SOT23. | Designed for low-voltage µPs (1.8V–5.5V); supports custom thresholds but omits dual-supply management and early-warning comparators. | Choose for flexible threshold tuning in modern low-VDD designs; avoid when legacy +5V compatibility, battery backup, or NMI-driven shutdown are mandatory. |
Compared with MAX807LEWE+T, MAX809SEUR+T sacrifices all advanced supervision features for minimal footprint and cost, while TPS3808G18DBVR trades fixed-accuracy +5V support for adjustable thresholds at the expense of battery management and dual-comparator warning capability - making MAX807LEWE+T uniquely suited for full-featured, battery-resilient +5V µP systems.
Availability
MAX807LEWE+T is available at Aetrix Electronics and suitable for portable medical monitors, industrial PLC controllers, point-of-sale terminals, and smart energy meters requiring stable component supply, long-term lifecycle support, and guaranteed reset accuracy under varying thermal and supply conditions.
Supply support for MAX807LEWE+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in high-performance analog, mixed-signal, and power-management ICs for industrial, automotive, communications, and computing markets.
The MAX807L/M/N family was engineered to deliver precision power supervision for +5V microprocessor systems - combining reset, watchdog, battery switchover, and multi-stage power-fail detection in a single BiCMOS IC to reduce BOM count and improve system reliability.
FAQ
What is the exact reset threshold voltage of the MAX807LEWE+T?
The MAX807LEWE+T has a factory-trimmed reset threshold of 4.675V with ±1.5% accuracy over temperature (-40°C to +85°C). This value is specified in the Electrical Characteristics table under "VRST" for the "L" variant and is guaranteed across the full operating range - critical for ensuring deterministic reset behavior in +5V systems where marginal supply droop must not cause unintended reboots.
Does the MAX807LEWE+T support battery backup operation, and what are its current limits?
Yes, the MAX807LEWE+T fully supports battery backup: when VCC falls below 4.675V, it automatically switches the OUT pin from VCC to the BATT supply. In battery-backup mode, it delivers up to 20mA at VBATT = 2.8V while drawing only 1µA standby current - sufficient to maintain CMOS RAM or real-time clocks during extended main-power outages without excessive battery depletion.
How does the watchdog function work on the MAX807LEWE+T, and what is its timeout period?
The MAX807LEWE+T watchdog monitors the WDI pin; if no edge transition occurs within 1.6 seconds (typical), WDO goes low. The timer resets on any WDI edge while RESET is high, or immediately upon reset assertion. WDO can be connected to MR to generate automatic 200ms reset pulses on each watchdog fault - providing self-recovery without host µP intervention.
Can the MAX807LEWE+T be used with non-+5V power supplies?
The MAX807LEWE+T is optimized for +5V systems (VCC = 4.60V to 5.5V), but its PFI input accepts arbitrary voltages via resistor dividers to monitor other rails - e.g., a 3.3V or 12V supply - and its BATT input supports 2.0V–6.0V backup sources. However, the primary reset threshold (4.675V) and low-line comparator (52mV above reset) are fixed, so it is not intended as a general-purpose adjustable supervisor.
What package type and pin count does the MAX807LEWE+T use?
The MAX807LEWE+T uses a 16-pin TSSOP (Thin Shrink Small Outline Package) with 0.65mm lead pitch, JEDEC MO-153 compliant, measuring 5.0mm × 4.4mm × 1.2mm. This surface-mount package offers thermal and electrical performance comparable to SOIC but in ~50% less board area - ideal for space-constrained portable and industrial designs requiring full-featured supervision.
MAX807LEWE+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Battery Backup Circuit
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 4.675V
- Output:
- -
- Reset:
- Active High/Active Low
- Reset Timeout:
- 140ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
MAX807LEWE+T FAQ
1.How can I place an order for MAX807LEWE+T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX807LEWE+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX807LEWE+T reliable?
The price and inventory of MAX807LEWE+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX807LEWE+T is usually 5 days.
3.What payment methods are accepted for MAX807LEWE+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX807LEWE+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX807LEWE+T?
MAX807LEWE+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX807LEWE+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX807LEWE+T?
For technical support, including MAX807LEWE+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX807LEWE+T requirements.
6.How does Aetrix verify that MAX807LEWE+T is sourced from the original manufacturer or authorized distributors?
All MAX807LEWE+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX807LEWE+T meets industry standards.
7.What is the process for return or replacement of MAX807LEWE+T?
All MAX807LEWE+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX807LEWE+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX807LEWE+T part is unused and in its original packaging.
Return procedure for MAX807LEWE+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX807LEWE+T Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
