Analog Devices Inc./Maxim Integrated MAX820SCSE+
- Part No.:
- MAX820SCSE+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- -
- Datasheet:
-
MAX820SCSE+.pdf
- Description:
- IC SUPERVISOR MPU 16-SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,663
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX820SCSE+ from Maxim Integrated is a microprocessor supervisory circuit with ±2% reset and low-line threshold accuracy, 200ms power-up reset delay, and integrated watchdog timer with programmable timeout (1.6s nominal). It provides dual reset outputs (RESET/RESET), manual-reset input, chip-enable gating, and overvoltage detection - used in embedded controllers and industrial systems requiring reliable power monitoring and brownout protection.
For engineers reviewing the MAX820SCSE+ datasheet, MAX820SCSE+ pinout, MAX820SCSE+ application, or MAX820SCSE+ equivalent, this page delivers verified functional identity, validated pin roles, confirmed threshold accuracy (±2%), real-world timing behavior (200ms reset delay, 70ns WDPO-to-WDO skew), and precise alternative selection guidance for critical µP supervision designs.
Technical Context
The MAX820SCSE+ implements dual independent comparators for reset and low-line detection, with factory-trimmed internal thresholds (4.37V nominal reset, 4.49V nominal low-line) and ±2% accuracy in external programming mode. Its watchdog function uses an RC-timed oscillator referenced to SWT pin capacitance, delivering 1.6s nominal timeout at VCC = 5V with k = 16.2 scaling factor.
It integrates a bidirectional CE transmission gate (10ns max propagation delay) that disables during reset assertion to prevent memory corruption, and features a dedicated overvoltage comparator (OVI/OVO) with 1.30V reference threshold - fully decoupled from reset logic and configurable as standalone fault indicator.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reset Threshold Voltage | 4.37V ±2% (factory-trimmed; guarantees valid RESET down to VCC = 1V) |
| Low-Line Threshold | 4.49V ±2% (120mV above reset threshold; triggers NMI prior to reset) |
| Power-Up Reset Delay | 200ms typical (ensures stable VCC before µP release; immune to temperature drift) |
| Watchdog Timeout | 1.6s nominal (SWT tied to VCC); adjustable via capacitor (k = 16.2 @ 5V) |
| CE Propagation Delay | 10ns max (enables use with high-speed µPs; prevents write-cycle corruption) |
| Supply Current | 70µA typical (VCC = 5V, TA = +25°C; supports low-power battery-backed systems) |
| Operating Temp Range | 0°C to +70°C (commercial grade; validated across full range per datasheet) |
Pinout & Package
MAX820SCSE+ is housed in a 16-pin narrow SOIC (SO-16N) package with 1.27mm pitch, JEDEC MS-012AC compliant, and RoHS-compliant lead-free finish (+ suffix).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2 | RESET / RESET | Complementary active-low and active-high reset outputs; RESET sinks 1.6mA at 0.1V, guaranteed valid to VCC = 1V |
| 3 | VCC | Main supply input (2.75V–5.5V); powers all internal circuits and enables watchdog/CE functions |
| 4 | RESET IN/INT | Mode select: ≤60mV → internal threshold mode; ≥600mV → external resistor-divider programming |
| 5 | LLIN/REFOUT | In external mode: low-line comparator input; in internal mode: buffered 1.30V reference output |
| 6, 7 | OVO / OVI | Dedicated overvoltage comparator output/input; OVI threshold = 1.30V; no effect on reset or watchdog |
| 8 | SWT | Watchdog timeout control: tied to VCC = 1.6s; capacitor to GND sets alternate timeout (k = 16.2 @ 5V) |
| 9 | MR | Manual-reset input: TTL/CMOS-compatible; 1.30V threshold; 25µs min pulse width required |
| 10 | LOW LINE | Active-low NMI output; asserts 120mV above reset threshold; hysteresis = 15mV |
| 11 | WDI | Watchdog input: edge-sensitive; transition resets timer; unused → tie to VCC or GND |
| 12 | GND | Ground reference for all analog comparators and digital logic |
| 13 | CE OUT | Chip-enable output: gated by CE IN and reset state; disabled during reset to block memory writes |
| 14 | CE IN | Chip-enable input: series transmission gate input; high-impedance when reset asserted |
| 15, 16 | WDO / WDPO | Watchdog fault output (latched low) and pulse output (500µs–6ms pulse); WDPO falls 70ns before WDO |
Key Features
| Feature | Design Value |
|---|---|
| ±2% threshold accuracy | Guaranteed reset and low-line voltage tolerance across temperature (0°C to +70°C), enabling deterministic brownout response without calibration |
| Two-stage power-fail warning | LOW LINE asserts 120mV above reset threshold, providing early NMI alert before system reset - critical for graceful shutdown |
| Pulsed watchdog output (WDPO) | Generates 500µs–6ms advance warning pulse before WDO latches low, enabling hardware-based two-fault shutdown via D flip-flop |
| On-board CE gating | 10ns max propagation delay ensures compatibility with fast µPs; blocks CE during reset to prevent RAM corruption during power transitions |
| Independent overvoltage comparator | OVI/OVO pair operates autonomously - detects supply overvoltage without affecting reset, watchdog, or memory protection functions |
Applications
| Industrial PLC Controller | Medical Diagnostic Instrument |
|---|---|
Use Scenario: Power sequencing and brownout recovery in DIN-rail mounted PLCs with multi-rail supplies and nonvolatile configuration memory. IC Role / Device Role / Timing Role: Supervises 5V main rail; asserts LOW LINE at 4.49V to trigger firmware-initiated safe stop, then RESET at 4.37V if voltage continues falling. Use Value: Prevents spurious I/O toggling and EEPROM write corruption during AC line sags - validated to operate down to VCC = 1V. |
Use Scenario: Ensuring deterministic boot and runtime integrity in portable ultrasound units with battery-backed SRAM and safety-critical firmware. IC Role / Device Role / Timing Role: Generates 200ms power-up reset delay to stabilize ADC references and FPGA configuration before initialization. Use Value: Eliminates need for external RC timing network; ±2% threshold accuracy avoids false resets during battery discharge curves. |
| Telecom Remote Terminal Unit | Automotive Body Control Module |
Use Scenario: Monitoring 3.3V logic rail in outdoor telecom cabinets subject to wide ambient temperature swings and lightning-induced transients. IC Role / Device Role / Timing Role: Uses external resistor divider on RESET IN/INT and LLIN/REFOUT to set custom 3.06V reset and 3.18V low-line thresholds. Use Value: Enables precise match to downstream logic VDD tolerance; ±2% accuracy maintains margin across -40°C to +85°C extended range variants. |
Use Scenario: Protecting CAN-enabled microcontroller and flash memory in 12V automotive subsystems exposed to load dump and cold-crank conditions. IC Role / Device Role / Timing Role: Monitors regulated 5V supply; asserts WDO on software lockup; pulses WDPO to trigger watchdog counter in companion MCU. Use Value: WDPO's 70ns advance warning enables deterministic two-fault shutdown - meeting ISO 26262 ASIL-B diagnostic coverage requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microprocessor supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX792SCSE+ | Same pinout and function, but ±2.5% reset/low-line threshold accuracy (vs. ±2% for MAX820SCSE+) | Suitable for cost-sensitive industrial controls where tighter accuracy is not required | Select MAX792SCSE+ only if ±2.5% tolerance meets system brownout margin; otherwise MAX820SCSE+ ensures higher design guardband |
| TPS3808G33DBVR | Single 3.3V reset threshold; no low-line/NMI output; no WDPO pulse; 200ms fixed delay | Applicable only for basic reset-only applications without advanced watchdog or dual-threshold needs | Choose TPS3808G33DBVR only for simplified 3.3V systems lacking NMI, CE gating, or pulsed watchdog - not a functional replacement |
Compared with MAX792SCSE+, the MAX820SCSE+ delivers tighter ±2% threshold accuracy essential for marginal supply designs, while TPS3808G33DBVR lacks low-line warning, CE gating, and WDPO - making it unsuitable for applications requiring deterministic pre-reset alerts or memory write protection.
Availability
MAX820SCSE+ is available at Aetrix Electronics and suitable for industrial automation, medical diagnostics, telecom infrastructure, and automotive body electronics requiring stable component supply and long-term manufacturability.
Supply support for MAX820SCSE+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog and mixed-signal ICs for power management, sensing, and interface applications - serving industrial, medical, and communications markets.
The MAX820SCSE+ belongs to Maxim's µP supervisory product line, engineered specifically for deterministic power-monitoring in systems requiring dual-threshold detection, hardware watchdogs, and memory write-cycle protection without battery backup.
FAQ
What is the exact reset threshold voltage for MAX820SCSE+ and how is it specified?
The MAX820SCSE+ has a nominal reset threshold voltage of 4.37V with ±2% accuracy over temperature (0°C to +70°C), as confirmed in the Electrical Characteristics table under "Reset Threshold Voltage-Internal Threshold Mode" for suffix 'S'. This value is factory-trimmed and applies in internal threshold mode when RESET IN/INT is grounded. The ±2% tolerance ensures reliable operation across voltage and temperature variations without external calibration.
Does MAX820SCSE+ support external programming of reset and low-line thresholds?
Yes, the MAX820SCSE+ supports external programming via the RESET IN/INT and LLIN/REFOUT pins. When RESET IN/INT is biased above 600mV, the internal voltage divider disconnects and both comparators accept externally set thresholds using a resistor divider. The MAX820SCSE+ maintains ±2% accuracy in this mode, unlike the MAX792 which specifies ±2.5% - a key differentiator confirmed in the Features section.
What is the function of the WDPO pin on MAX820SCSE+ and how does it differ from WDO?
The WDPO (Watchdog-Pulse Output) pin on MAX820SCSE+ delivers a short, timed low pulse (500µs–6ms) immediately before WDO asserts its latched low state. WDPO falls 70ns before WDO, providing hardware-level advance warning of impending watchdog fault. This enables two-fault shutdown architectures using a D flip-flop - a capability not present in basic watchdog ICs and explicitly documented in the Watchdog-Pulse Output section of the datasheet.
Can MAX820SCSE+ be used with 3.3V microcontrollers, and what are the key interface considerations?
Yes, MAX820SCSE+ operates from 2.75V to 5.5V and supports 3.3V systems. Key interface considerations include: MR input threshold remains 1.30V (TTL-compatible), RESET output sources 1mA at VCC − 0.5V (so ~2.8V at 3.3V), and CE IN/OUT logic levels track VCC. For 3.3V use, the watchdog timeout scaling factor changes to k = 27 (vs. 16.2 at 5V), and low-line threshold must be set 120mV above selected reset point - all verified in the Electrical Characteristics tables.
How does the chip-enable (CE) gating function protect memory in MAX820SCSE+?
The MAX820SCSE+ integrates a series transmission gate between CE IN and CE OUT with 10ns max propagation delay. During reset assertion, the gate disables - forcing CE OUT high-impedance or pulling it to VCC depending on CE IN state - thereby blocking spurious chip-select signals from reaching CMOS RAM or EEPROM. If CE IN is low when reset asserts, CE OUT stays low for 15µs to complete the current write cycle, preventing partial writes - a feature confirmed in the Chip-Enable Gating section and Figure 9 timing diagram.
MAX820SCSE+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- *
- Package/Case:
- -
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- -
- Number of Voltages Monitored:
- -
- Voltage - Threshold:
- -
- Output:
- -
- Reset:
- -
- Reset Timeout:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
MAX820SCSE+ FAQ
1.How can I place an order for MAX820SCSE+ through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX820SCSE+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX820SCSE+ reliable?
The price and inventory of MAX820SCSE+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX820SCSE+ is usually 5 days.
3.What payment methods are accepted for MAX820SCSE+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX820SCSE+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX820SCSE+?
MAX820SCSE+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX820SCSE+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX820SCSE+?
For technical support, including MAX820SCSE+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX820SCSE+ requirements.
6.How does Aetrix verify that MAX820SCSE+ is sourced from the original manufacturer or authorized distributors?
All MAX820SCSE+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX820SCSE+ meets industry standards.
7.What is the process for return or replacement of MAX820SCSE+?
All MAX820SCSE+ units undergo pre-shipment inspection (PSI). If there is an issue with MAX820SCSE+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX820SCSE+ part is unused and in its original packaging.
Return procedure for MAX820SCSE+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX820SCSE+ Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

