My Inquiry
My Account
Analog Devices Inc./Maxim Integrated MAX820TESE+T
- Part No.:
- MAX820TESE+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
MAX820TESE+T.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 16SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:1,828
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX820TESE+T from Maxim Integrated is a microprocessor supervisory circuit with ±2% reset and low-line threshold accuracy, 200ms power-up reset delay, and integrated watchdog timer with programmable timeout (1.6s nominal). It provides dual reset outputs (RESET/RESET), manual-reset input, chip-enable gating, and overvoltage detection - designed for critical power monitoring in embedded controllers and industrial computing systems.
For engineers reviewing the MAX820TESE+T datasheet, MAX820TESE+T pinout, MAX820TESE+T application, or MAX820TESE+T equivalent, this page delivers verified functional identity, validated 16-pin SO package mapping, confirmed ±2% threshold accuracy (vs. MAX792's ±3%), real-world CE gating propagation delay (≤10ns), and two field-validated alternative parts with documented parameter and application differences.
Technical Context
The MAX820TESE+T implements dual independent comparators for reset and low-line monitoring, with factory-trimmed internal thresholds (3.06V nominal reset, 3.18V nominal low-line) and external programming capability via RESET IN/INT and LLIN/REFOUT pins. Its watchdog timer uses an RC-controlled timeout (SWT pin) with 70ns WDPO-to-WDO delay and hardware-shutdown readiness via pulse-triggered flip-flop interface.
It integrates a bidirectional chip-enable transmission gate (CE IN → CE OUT) with ≤10ns propagation delay and 15µs hold time during reset assertion, plus an uncommitted overvoltage comparator (OVI/OVO) referenced to 1.30V. All outputs are guaranteed functional down to VCC = 1V, with RESET output valid at 0.1V sink voltage under 1.6mA load.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reset Threshold Voltage | 3.06V ±2% (T = +25°C, VCC falling) - enables precise brownout detection for 3.3V systems without external calibration |
| Low-Line Threshold | 3.18V (120mV above reset threshold) - provides early NMI warning before reset assertion for safe system shutdown |
| Power-Up Reset Delay | 200ms typical - ensures stable VCC and clock settling before µP release from reset |
| Watchdog Timeout | 1.6s nominal (SWT = VCC); adjustable via capacitor - supports software fault recovery timing for real-time firmware |
| CE Propagation Delay | ≤10ns (CLOAD = 50pF) - preserves high-speed memory access integrity during normal operation |
| Supply Current | 70µA typical (VCC = 5V, TA = +25°C) - minimizes quiescent power impact in battery-backed or energy-sensitive designs |
| Operating Temperature | -40°C to +85°C - qualified for industrial control and automotive under-hood auxiliary modules |
Pinout & Package
MAX820TESE+T is housed in a 16-pin narrow SO (SOIC-N) package, 3.9mm width, with standard JEDEC MS-012AC footprint and lead-free (+T) termination.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2 | RESET / RESET | Complementary active-low and active-high reset outputs; RESET sinks 1.6mA at 0.1V, valid down to VCC = 1V |
| 3 | VCC | Main supply input (2.75V–5.5V); powers all internal comparators, timers, and output drivers |
| 4 | RESET IN/INT | Mode select: ≤60mV = internal threshold mode; ≥600mV = external resistor-divider programming mode |
| 5 | LLIN/REFOUT | In external mode: low-line comparator input; in internal mode: buffered 1.30V reference output |
| 6 | OVO | Open-drain overvoltage comparator output - asserts low when OVI > 1.30V; no effect on other functions |
| 7 | OVI | Inverting input of uncommitted overvoltage comparator - connect to GND if unused |
| 8 | SWT | Watchdog timeout configuration: tied to VCC for 1.6s default; capacitor to GND selects alternate timeout |
| 9 | MR | Manual-reset input with 1.30V threshold and 25µs minimum pulse width; internally pulled up to VCC |
| 10 | LOW LINE | Active-low low-voltage warning output - asserts 120mV above reset threshold for NMI generation |
| 11 | WDI | Watchdog input - transition resets timer; static high/low > timeout triggers WDPO/WDO assertion |
| 12 | GND | Ground reference for all analog comparators, digital logic, and output drivers |
| 13 | CE OUT | Chip-enable output - gated by CE IN and reset state; holds low 15µs after reset assertion if CE IN was low |
| 14 | CE IN | Chip-enable input - controls CE OUT transmission gate; high-impedance during reset assertion |
| 15 | WDO | Watchdog fault output - open-drain, asserts low on timeout; returns high on next WDI transition |
| 16 | WDPO | Watchdog pulse output - 1.7ms low pulse preceding WDO by 70ns; used for hardware-shutdown sequencing |
Key Features
| Feature | Design Value |
|---|---|
| ±2% reset/low-line threshold accuracy | Guaranteed over temperature (-40°C to +85°C), eliminating need for external calibration in precision 3.3V systems |
| Integrated chip-enable gating | Prevents RAM write corruption during brownout via 10ns CE IN→CE OUT path disabled automatically on reset |
| Pulsed watchdog output (WDPO) | Provides 1.7ms advance warning before WDO assertion, enabling fail-safe hardware shutdown with single D-flip-flop |
| Two-stage power-fail warning | LOW LINE asserts 120mV above reset threshold, giving µP time to save state before forced reset |
| Overvoltage comparator (OVI/OVO) | Independent 1.30V-referenced comparator for supply rail overvoltage detection without affecting supervision logic |
Applications
| Industrial PLC Controller | Medical Diagnostic Instrument |
|---|---|
|
Use Scenario: Continuous operation in factory-floor PLCs with fluctuating 24VDC-derived 3.3V supplies subject to line transients and thermal cycling. IC Role / Device Role / Timing Role: Primary power supervisor providing reset coordination, early low-line NMI, and watchdog-triggered safe state entry. Use Value: ±2% threshold accuracy ensures deterministic reset behavior across -40°C to +85°C, preventing spurious reboots during ambient shifts. |
Use Scenario: Battery-backed portable ultrasound units requiring fail-safe memory protection and deterministic power-down sequencing. IC Role / Device Role / Timing Role: Dual-role supervisor: monitors main 3.3V rail for brownout and gates CE signals to preserve SRAM contents during voltage collapse. Use Value: 10ns CE propagation delay and 15µs hold time guarantee completion of final memory write before reset assertion. |
| Telecom Remote Radio Unit | Automotive ADAS Camera Module |
|
Use Scenario: Outdoor base station radio units exposed to wide temperature swings and ESD events on power rails. IC Role / Device Role / Timing Role: Supervises FPGA and DSP power domains; uses WDPO pulse to trigger FPGA-controlled graceful shutdown on software hang. Use Value: WDPO-to-WDO 70ns delay enables synchronous capture of watchdog fault in FPGA logic before hardware reset occurs. |
Use Scenario: Vision-based driver assistance cameras powered from vehicle 12V via buck converter, requiring robust startup and fault recovery. IC Role / Device Role / Timing Role: Monitors 3.3V imaging sensor and processor rail; asserts LOW LINE to MCU for image buffer flush before reset. Use Value: 3.18V low-line threshold provides 120mV guard band above 3.06V reset point, allowing time to save frame metadata pre-reset. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microprocessor supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX792TESE+ | ±3% reset/low-line threshold accuracy (vs. MAX820TESE+T's ±2%); otherwise identical pinout, features, and timing | Suitable for cost-sensitive industrial controls where ±3% tolerance meets system margin requirements | Select MAX792TESE+ when tighter threshold accuracy is not required and BOM cost optimization is prioritized |
| TPS3808G33DBVR | Single reset output (active-low only); no low-line warning, WDPO, CE gating, or overvoltage comparator; 3.3V fixed threshold | Applicable only for basic reset-only use cases without advanced supervision features | Choose TPS3808G33DBVR only if system requires only a simple 3.3V reset generator with no NMI, watchdog, or memory protection |
Compared with MAX792TESE+, MAX820TESE+T delivers higher threshold accuracy for mission-critical brownout response, while TPS3808G33DBVR omits five core supervision functions - making MAX820TESE+T the sole choice when low-line warning, hardware-shutdown-ready watchdog, and CE-gated memory protection are required.
Availability
MAX820TESE+T is available at Aetrix Electronics and suitable for industrial PLC controllers, medical diagnostic instruments, telecom remote radio units, and automotive ADAS camera modules requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for MAX820TESE+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog and mixed-signal ICs for industrial, automotive, communications, and computing applications, with emphasis on reliability and parametric accuracy.
The MAX820TESE+T belongs to Maxim's microprocessor supervisory product line, engineered specifically for deterministic power-up sequencing, brownout immunity, and hardware-level fault containment in safety-critical embedded systems.
FAQ
What is the exact reset threshold voltage of the MAX820TESE+T and how is it specified?
The MAX820TESE+T has a nominal reset threshold voltage of 3.06V, with guaranteed accuracy of ±2% over the full operating temperature range (-40°C to +85°C). This value is factory-trimmed and applies in internal threshold mode (RESET IN/INT ≤ 60mV). The datasheet specifies it as "MAX820T, TA = +25°C, VCC falling" with min/typ/max values of 3.00V/3.06V/3.11V - confirming its suitability for 3.3V systems requiring tight brownout margins. The MAX820TESE+T maintains this specification across its entire qualified temperature range.
Does the MAX820TESE+T support external programming of reset and low-line thresholds?
Yes, the MAX820TESE+T supports external programming via the RESET IN/INT and LLIN/REFOUT pins. When RESET IN/INT is biased above 600mV, the device enters external mode, disconnecting internal voltage dividers and routing LLIN/REFOUT to the low-line comparator and RESET IN/INT to the reset comparator. This allows custom threshold setting using a three-resistor divider network, as detailed in Figure 4b of the MAX792/MAX820 datasheet. The ±2% accuracy guarantee applies only to internal mode; external mode accuracy depends on resistor tolerance and reference drift.
How does the watchdog function of the MAX820TESE+T differ from basic timeout supervisors?
The MAX820TESE+T implements a two-stage watchdog: WDPO issues a 1.7ms pulse 70ns before WDO asserts, enabling hardware-level shutdown sequencing (e.g., via D-flip-flop) on consecutive faults. Unlike basic supervisors that only assert reset, MAX820TESE+T allows graceful recovery on first fault (WDPO pulse) and mandatory shutdown on second (WDO latch). Its SWT pin also supports RC-programmable timeout - 1.6s nominal with SWT = VCC, or user-defined via capacitor - giving design flexibility absent in fixed-timer alternatives.
What is the purpose and behavior of the CE IN and CE OUT pins on the MAX820TESE+T?
The CE IN and CE OUT pins implement a transmission gate that blocks chip-enable signals during reset assertion, preventing corrupted writes to CMOS RAM or EEPROM during brownout. During normal operation, CE IN passes directly to CE OUT with ≤10ns propagation delay. When reset activates, CE IN goes high-impedance and CE OUT is pulled high - unless CE IN was low at reset onset, in which case CE OUT remains low for 15µs to complete the current memory write cycle. This behavior is explicitly confirmed in the "Chip-Enable Signal Gating" section of the MAX792/MAX820 datasheet.
Can the MAX820TESE+T operate reliably below 2.75V, and what happens to RESET output validity?
Yes - the MAX820TESE+T guarantees RESET output validity down to VCC = 1V, unlike many supervisors that cease operation near 2.75V. At VCC = 1V, RESET sinks 50µA with output voltage ≤0.3V (min), ensuring clean logic-low signaling even during deep brownout. The datasheet confirms this in Absolute Maximum Ratings and Electrical Characteristics tables. For operation down to GND, a 10kΩ external pull-down on RESET is recommended - a design detail validated in Figure 5 of the official datasheet and applicable to MAX820TESE+T.
MAX820TESE+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 3.06V
- Output:
- Push-Pull, Push-Pull
- Reset:
- Active High/Active Low
- Reset Timeout:
- 140ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
MAX820TESE+T FAQ
1.How can I place an order for MAX820TESE+T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX820TESE+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX820TESE+T reliable?
The price and inventory of MAX820TESE+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX820TESE+T is usually 5 days.
3.What payment methods are accepted for MAX820TESE+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX820TESE+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX820TESE+T?
MAX820TESE+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX820TESE+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX820TESE+T?
For technical support, including MAX820TESE+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX820TESE+T requirements.
6.How does Aetrix verify that MAX820TESE+T is sourced from the original manufacturer or authorized distributors?
All MAX820TESE+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX820TESE+T meets industry standards.
7.What is the process for return or replacement of MAX820TESE+T?
All MAX820TESE+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX820TESE+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX820TESE+T part is unused and in its original packaging.
Return procedure for MAX820TESE+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX820TESE+T Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
