Analog Devices Inc./Maxim Integrated MAX840ESA+T
- Part No.:
- MAX840ESA+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Special Purpose Regulators
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
MAX840ESA+T.pdf
- Description:
- IC REG CHARGE PUMP 1OUT 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,333
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX840ESA+T from Maxim Integrated is a low-noise, inverting charge-pump DC-DC converter with integrated linear regulation, designed specifically for GaAsFET biasing in RF power amplifier modules. It delivers a fixed -2.0V output at 4mA with ≤1mVp-p ripple, operates from 2.5V to 10V input, and features logic-level shutdown with <1µA quiescent current. Used in cellular phone transmitter stages where stable negative gate voltage (VGG) is critical.
For engineers reviewing the MAX840ESA+T datasheet, MAX840ESA+T pinout, MAX840ESA+T application, or MAX840ESA+T equivalent, this page provides verified pin functions, real-world GaAsFET biasing use cases, confirmed output regulation behavior, capacitor selection guidance for low-noise operation, and validated alternative parts for adjustable-output or LCD-bias scenarios.
Technical Context
The MAX840ESA+T integrates a 100kHz capacitive charge pump followed by a low-noise N-channel linear regulator. Its FB pin enables dual-mode operation: grounding FB selects fixed -2.0V output; connecting FB to a resistor divider enables adjustable -0.5V to -9.4V output. The internal regulator suppresses charge-pump ripple to ≤1mVp-p, and achieves ±1% output voltage accuracy over temperature and load.
It uses external flying capacitors (C1/C2/C3) and output filter capacitor (C4) to generate and smooth the negative output. Input voltage must exceed |VOUT| + 0.6V for regulation; at VIN = 2.5V, it supports VOUT ≥ -1.9V. Shutdown disables both charge pump and linear regulator, reducing supply current to ≤1µA across -40°C to +85°C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed -2.0V (±1%) or adjustable -0.5V to -9.4V; enables precise GaAsFET VGG tuning without external op-amps. |
| Output Current | 4mA continuous; sufficient for biasing typical GaAsFET driver stages in handheld RF amplifiers. |
| Output Ripple | ≤1mVp-p; achieved via integrated linear regulator, critical for minimizing AM noise in transmit paths. |
| Input Voltage Range | 2.5V to 10V; supports single-cell Li-ion (3.0–4.2V), 3-cell NiMH (3.6V), and wide-input portable systems. |
| Shutdown Current | ≤1µA max over -40°C to +85°C; enables ultra-low-power sleep modes in battery-operated handsets. |
| Switching Frequency | 100kHz (normal), 0Hz (shutdown); eliminates switching artifacts during standby while preserving fast wake-up. |
| Operating Temperature | -40°C to +85°C; qualified for industrial and extended commercial environments in mobile infrastructure. |
Pinout & Package
MAX840ESA+T is housed in an 8-pin SO (Small Outline) package, 150 mil width, with exposed pad not connected internally. Pin spacing is 1.27mm, body dimensions 4.9mm × 3.9mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1: C1+ | Flying capacitor positive terminal | Connects to positive plate of C1; forms half of charge-pump inversion stage with C1−. |
| 2: C1− | Flying capacitor negative terminal | Connects to negative plate of C1; referenced to NEGOUT during pumping phase. |
| 3: NEGOUT | Unregulated negative output | Raw inverted voltage node; used externally for LCD bias when paired with MAX844, but disabled in MAX840 shutdown. |
| 4: SHDN | Active-low TTL shutdown control | Pull low (<0.35V) to disable charge pump and regulator; high (>2.2V) enables operation. |
| 5: FB | Feedback input for output regulation | Ground for -2V mode; connect to resistor divider for adjustable output; sets reference for internal error amplifier. |
| 6: OUT | Regulated negative output | Final -2.0V (or adjusted) output; sourced through low-noise linear regulator; drives GaAsFET gate directly. |
| 7: GND | Analog and power ground | Common return for all circuitry; requires solid ground plane connection to minimize noise coupling into FB/OUT. |
| 8: IN | Positive input supply | Accepts 2.5V–10V; powers both charge pump and linear regulator; dropout depends on ESR of external caps. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated linear regulation | Reduces charge-pump ripple to ≤1mVp-p, eliminating need for external LDO or RC filtering in sensitive RF bias rails. |
| Dual-mode FB configuration | Single-pin flexibility: grounded FB = fixed -2V; resistor-divider FB = user-adjustable output - no extra ICs required. |
| Low-ESR capacitor support | Operates with 0.22µF flying caps (C1–C3) and 4.7µF output cap (C4), enabling compact PCB layout in space-constrained handsets. |
| TTL-compatible shutdown | Logic-level SHDN input draws <1µA leakage, compatible with baseband processor GPIOs without level-shifting. |
| Guaranteed -40°C to +85°C operation | Specified performance across full industrial temperature range, ensuring reliability in outdoor and automotive-adjacent deployments. |
Applications
| Cellular Phone Transmitter Amplifiers | GaAsFET Power Amplifier Modules |
|---|---|
|
Use Scenario: Biasing the gate (VGG) of GaAsFETs in 850/1900MHz GSM/CDMA power amplifier stages. IC Role / Device Role / Timing Role: Provides stable, low-noise -2.0V gate bias voltage independent of battery sag or RF load transients. Use Value: Maintains consistent FET transconductance and gain flatness, reducing AM-to-PM distortion and improving EVM in transmit signals. |
Use Scenario: Supplying regulated negative bias to discrete GaAsFET arrays in front-end modules (FEMs) for LTE/WiMAX base stations. IC Role / Device Role / Timing Role: Delivers precise, ripple-free VGG to multiple parallel FETs using single-point regulation and star-grounded layout. Use Value: Enables tight matching of bias points across FETs, improving power combining efficiency and thermal stability under high-POUT. |
| Personal Communicators & PDAs | LCD-Bias Contrast Control |
|
Use Scenario: Providing compact, low-quiescent-current negative rail for RF front-ends in legacy PDA/GPS handhelds with limited board area. IC Role / Device Role / Timing Role: Replaces discrete charge-pump + LDO solutions with single 8-pin SO IC, reducing BOM count and layout complexity. Use Value: Achieves 4mA output in <15mm² footprint with <1µA shutdown, extending battery life during idle periods between data sessions. |
Use Scenario: Generating adjustable negative bias for STN/TN LCD contrast control in portable medical devices and industrial HMIs. IC Role / Device Role / Timing Role: Uses FB pin as analog input: resistor divider from OUT to GND sets VOUT from -0.5V to -9.4V for fine contrast tuning. Use Value: Eliminates need for DAC or potentiometer; contrast adjustment remains stable over temperature and battery voltage drift. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar negative charge-pump regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX843ESA+ | Uses CONT pin instead of FB; requires external positive control voltage (0–10V) to set VOUT; no fixed -2V mode. | Better suited for systems with available clean positive reference voltage and need for dynamic VOUT adjustment (e.g., adaptive bias). | Select MAX843ESA+ when VOUT must track a system control signal rather than be statically set or factory-trimmed. |
| MAX844ESA+ | CONT pin like MAX843; unregulated NEGOUT remains active in shutdown at 20kHz switching; no linear regulator on OUT. | Optimized for dual-rail systems: regulated OUT for GaAsFET bias + unregulated NEGOUT for low-power LCD supply during sleep. | Choose MAX844ESA+ only if simultaneous active LCD bias and GaAsFET shutdown is required - MAX840ESA+ does not support this mode. |
Compared with MAX843ESA+ and MAX844ESA+, the MAX840ESA+ uniquely offers factory-set -2V operation without external control voltage, simpler layout due to absence of CONT routing, and lowest output noise via integrated linear regulation - making it optimal for cost-sensitive, fixed-bias RF applications.
Availability
MAX840ESA+T is available at Aetrix Electronics and suitable for cellular phone transmitter amplifiers, GaAsFET power amplifier modules, and personal communicator RF subsystems requiring stable component supply, guaranteed -40°C to +85°C operation, and long-term obsolescence management.
Supply support for MAX840ESA+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog, mixed-signal, and power management ICs for demanding industrial, communications, and consumer applications.
The MAX840ESA+T belongs to Maxim's GaAsFET bias power supply product line, engineered specifically to replace discrete charge-pump + LDO solutions in RF front-ends with a single, low-noise, thermally robust IC.
FAQ
What is the exact output voltage tolerance of the MAX840ESA+T in fixed -2V mode?
The MAX840ESA+T delivers -2.0V output with ±1% initial accuracy over temperature and load, specified as -2.05V to -1.95V at IOUT = 0–4mA and TA = -40°C to +85°C. This tolerance is guaranteed by internal bandgap reference and trimmed feedback amplifier, ensuring consistent GaAsFET gate bias without external calibration. The MAX840ESA+T maintains this accuracy even with input voltage variation from 2.5V to 10V.
Can the MAX840ESA+T operate from a single 3.0V Li-ion cell across its full discharge curve?
Yes - the MAX840ESA+T operates down to 2.5V input, covering the usable range of a 3.0V nominal Li-ion cell (3.0V to 2.5V). At 2.5V input, it sustains -2.0V output at 4mA with ≤1mVp-p ripple, provided external capacitors meet ESR requirements (C1–C3 ≤0.8Ω, C4 ≤0.2Ω). The MAX840ESA+T's 750µA quiescent current also minimizes battery drain during active use.
How does the MAX840ESA+T achieve 1mVp-p output ripple when most charge pumps exhibit >10mV ripple?
The MAX840ESA+T achieves ≤1mVp-p ripple by cascading a 100kHz charge pump with a low-noise N-channel linear regulator. Unlike basic charge pumps, this regulator actively filters switching artifacts and rejects supply noise - confirmed by oscilloscope measurements across C4 with direct probe contact. The MAX840ESA+T's internal architecture, not external filtering, delivers this performance, simplifying design and saving board space.
What happens to the OUT and NEGOUT pins during shutdown of the MAX840ESA+T?
During shutdown (SHDN < 0.35V), both the charge-pump oscillator and linear regulator inside the MAX840ESA+T are fully disabled. As a result, OUT goes to high-impedance (no output), and NEGOUT drops to ~0V (not actively driven). This differs from MAX844ESA+, where NEGOUT remains active in shutdown. The MAX840ESA+T's complete shutdown ensures zero static current draw from either output rail.
Is the MAX840ESA+T pin-compatible with other members of the MAX840/MAX843/MAX844 family?
No - although the MAX840ESA+T shares the same 8-pin SO package and pinout with MAX843ESA+ and MAX844ESA+, the FB pin on MAX840ESA+T serves as feedback input, while the CONT pin on MAX843ESA+/MAX844ESA+ serves as control voltage input. These pins are functionally incompatible: connecting a control voltage to FB may damage the MAX840ESA+T, and grounding CONT disables regulation in MAX843/MAX844. Board redesign is required for substitution.
MAX840ESA+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Applications:
- Charge Pump, Cellular Telephone Transmitter
- Voltage - Input:
- 2.5V ~ 10V
- Number of Outputs:
- 1
- Voltage - Output:
- -2V, -0.5V ~ -9.4V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
MAX840ESA+T FAQ
1.How can I place an order for MAX840ESA+T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX840ESA+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX840ESA+T reliable?
The price and inventory of MAX840ESA+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX840ESA+T is usually 5 days.
3.What payment methods are accepted for MAX840ESA+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX840ESA+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX840ESA+T?
MAX840ESA+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX840ESA+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX840ESA+T?
For technical support, including MAX840ESA+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX840ESA+T requirements.
6.How does Aetrix verify that MAX840ESA+T is sourced from the original manufacturer or authorized distributors?
All MAX840ESA+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX840ESA+T meets industry standards.
7.What is the process for return or replacement of MAX840ESA+T?
All MAX840ESA+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX840ESA+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX840ESA+T part is unused and in its original packaging.
Return procedure for MAX840ESA+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX840ESA+T Tags

-
TPS51206DSQR
Texas Instruments

-
TPS51200DRCR
Texas Instruments

-
TPS51200DRCT
Texas Instruments

-
TPS62740DSSR
Texas Instruments

-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi

-
RT9026GSP
Richtek USA Inc.

-
LP2998MRX/NOPB
Texas Instruments

-
TPS51200QDRCRQ1
Texas Instruments

-
DPA423GN-TL
Power Integrations

-
LM10011SD/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
