Analog Devices Inc./Maxim Integrated MAX8514EEI
- Part No.:
- MAX8514EEI
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 28-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
MAX8514EEI.pdf
- Description:
- TRIPLE-OUTPUT SUPPLIES
- Quantity:
- Payment:

- Shipping:

Inventory:1,160
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX8514EEI from Maxim Integrated is a wide-input (4.5V–28V), triple-output power-supply controller integrating a voltage-mode PWM step-down DC-DC controller (VOUT1: 1.25V–5.5V), a positive LDO controller (VOUT2: 0.8V–5.5V), and a negative LDO controller (VOUT3N: –1V to –18V), all with integrated power-on reset (140ms delay), input power-fail monitoring, and output sequencing-designed for xDSL modems and set-top boxes.
For engineers reviewing the MAX8514EEI datasheet, MAX8514EEI pinout, MAX8514EEI application, or MAX8514EEI equivalent, this device supports high-frequency operation (up to 1.4MHz), external clock synchronization, lossless foldback current limiting, adjustable soft-start, and negative-output LDO control using an external NPN transistor-critical for compact, noise-sensitive broadband power systems.
Technical Context
The MAX8514EEI implements a voltage-mode PWM architecture with a 25MHz error amplifier bandwidth and internal 1.25V reference, enabling precise regulation of its primary buck output. Its dual LDO controllers operate independently: OUT2 uses an NMOS/NPN driver (DRV2) referenced to 0.8V FB2, while OUT3N employs an NPN-based negative regulator driven by DRV3N and controlled via FB3N (0V-referenced, ±10mV regulation threshold).
Sequencing is managed via the SEQ pin (GND = staggered, VL = tracking), and fault protection includes programmable current limit (via ILIM/CSP/CSN), thermal shutdown (+170°C), and input undervoltage lockout (VL UVLO at 3.6V–4.2V). The FREQ pin sets switching frequency from 300kHz to 1.4MHz using a single resistor, with SYNC/EN supporting external clock synchronization within ±30% tolerance.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 4.5V to 28V - powers directly from unregulated telecom or wall-adapter supplies without pre-regulation. |
| Buck Output Voltage Range | 1.25V to 5.5V - externally set via resistive divider on FB1; regulated to 1.25V ±1.2% over temperature. |
| Negative LDO Output Range | –1V to –18V - enabled only in MAX8514; controlled by FB3N (0V reference) and DRV3N drive for NPN emitter-follower topology. |
| Switching Frequency | 300kHz to 1.4MHz - set by resistor on FREQ pin; higher frequencies reduce inductor size but increase switching losses. |
| Power-On Reset Delay | 140ms (min) to 560ms (max) - asserts POR after all outputs reach regulation, ensuring system-level power sequencing integrity. |
| Current Limit Threshold | ±272mV (typ, negative); +275mV (typ, positive) - sensed differentially across CSP/CSN for accurate lossless inductor-current limiting. |
| Operating Temperature | –40°C to +85°C - qualified for industrial-grade xDSL and STB environments with full parameter guarantees. |
Pinout & Package
MAX8514EEI is housed in a 28-pin QSOP package (5.3mm × 10.2mm, 0.65mm pitch) with exposed pad for thermal enhancement. Pin functions are electrically validated per Maxim's MAX8514 functional diagram and pin description table (Rev 1, April 2014).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PFI (Pin 1) | Input Power-Fail Monitor | Senses VIN via external divider; triggers PFO when falling below 1.22V (20mV hysteresis) for dying-gasp signaling. |
| DH (Pin 3) | Buck High-Side Gate Driver | Floating output driving N-channel MOSFET gate; swings from LX to BST (max 6V differential). |
| DRV3N (Pin 21) | Negative LDO Base Drive | Sources current to NPN base for negative output regulation; supports up to 25mA source capability. |
| SUP3N (Pin 20) | Negative LDO Driver Supply | Provides bias for DRV3N; accepts 1.5V–5.5V input-enables negative rail generation from low-voltage auxiliary supply. |
| FB3N (Pin 24) | Negative LDO Feedback Input | 0V-referenced input; regulates VOUT3N by comparing feedback to 0V ±10mV (typ), enabling precision negative output. |
| SEQ (Pin 18) | Output Sequencing Control | GND = staggered startup (VOUT2/VOUT3N follow VOUT1); VL = tracking mode (all outputs ramp together). |
Key Features
| Feature | Design Value |
|---|---|
| Negative-output LDO controller | Enables –1V to –18V regulated rail using external NPN transistor-unique to MAX8514 vs. MAX8513's positive-only third output. |
| Lossless current sensing | Uses CSP/CSN differential inputs with ±272mV (neg) / +275mV (pos) thresholds-eliminates sense-resistor power loss in buck stage. |
| Programmable soft-start | SS pin charges at 25µA; capacitor value sets ramp time-prevents inrush current during startup across all three outputs. |
| External clock synchronization | SYNC/EN accepts external clock within ±30% of FREQ-set frequency-reduces EMI in noise-sensitive xDSL data paths. |
| Integrated power-on reset | POR pin asserts after 140ms delay once VFB1, VFB2, and VFB3N all reach regulation-ensures deterministic system boot. |
Applications
| xDSL Modem Power System | Set-Top Box Triple-Rail Supply |
|---|---|
Use Scenario: Provides isolated 3.3V (buck), 2.5V (positive LDO), and –5V (negative LDO) rails for ADSL2+ line driver ICs, analog front-end, and op-amp biasing. IC Role / Device Role / Timing Role: Central power controller managing sequencing, fault response, and voltage monitoring for multi-rail DSL PHY subsystem. Use Value: Eliminates discrete supervisors and separate negative regulators-reducing BOM count by ≥4 components and PCB area by >30%. |
Use Scenario: Generates 1.2V core, 3.3V I/O, and –1.8V analog bias for MPEG decoder SoC, HDMI PHY, and audio DAC in cable STBs. IC Role / Device Role / Timing Role: Triple-output PMIC with synchronized startup and dying-gasp PFO signaling during AC brownout. Use Value: Enables single-chip solution for mixed-signal STB power with guaranteed 140ms POR hold-off and <200mV POR low-state voltage. |
| Wireless Router Baseband Power | VoIP Gateway Analog Interface |
Use Scenario: Supplies 1.8V (buck), 3.3V (LDO), and –2.5V (negative LDO) to Wi-Fi SoC, RF transceiver, and RF front-end LNAs. IC Role / Device Role / Timing Role: High-frequency (1.4MHz) controller minimizing inductor size while maintaining low noise for 2.4GHz/5GHz coexistence. Use Value: Achieves >85% efficiency at 2A load with <50mV output ripple-meeting spectral mask requirements for FCC Part 15 compliance. |
Use Scenario: Powers SLIC interface IC requiring +5V, –48V (derived), and –5V analog bias in residential VoIP gateways. IC Role / Device Role / Timing Role: Negative LDO controller generating stable –5V rail from flyback-derived +12V supply using NPN pass transistor. Use Value: Supports –5V @ 100mA with <1% line/load regulation-enabling clean analog signal path for voice codec ADC/DAC stages. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar triple-output power controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX8513EEI | Replaces negative LDO (OUT3N) with positive PNP LDO (OUT3P): 0.8V–27V output, FB3P referenced to 0.8V. | Used where only positive auxiliary rails are needed (e.g., legacy xDSL modems without negative analog stages). | Select MAX8513EEI when negative output is unnecessary and higher positive voltage flexibility (up to 27V) is required. |
| TPS54620RGYT | Single-buck controller (no integrated LDOs or POR); requires external supervisors, LDO drivers, and sequencing logic. | Suitable for custom designs needing independent optimization of each rail, but increases design complexity and component count. | Choose TPS54620RGYT only if maximum flexibility in topology selection outweighs integration benefits and BOM simplification. |
Compared with MAX8513EEI and TPS54620RGYT, MAX8514EEI uniquely delivers integrated negative LDO control, power-fail signaling, and POR in one 28-pin QSOP-reducing total solution size by >40% and eliminating six external components versus discrete alternatives.
Availability
MAX8514EEI is available at Aetrix Electronics and suitable for xDSL modems, set-top boxes, and VoIP gateways requiring stable component supply, long-term lifecycle support, and guaranteed industrial temperature operation (–40°C to +85°C).
Supply support for MAX8514EEI includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in high-performance analog, mixed-signal, and power-management ICs for communications, computing, and industrial applications.
The MAX8513/MAX8514 product line was designed specifically for cost-sensitive, space-constrained broadband access equipment-integrating buck, dual-LDO, monitoring, and sequencing functions into a single IC to replace 5–7 discrete power components.
FAQ
What is the key functional difference between MAX8514EEI and MAX8513EEI?
The MAX8514EEI integrates a negative-output LDO controller (OUT3N) using DRV3N and FB3N to generate –1V to –18V rails with NPN pass transistors, whereas the MAX8513EEI provides a positive-output LDO controller (OUT3P) using DRV3P and FB3P for 0.8V–27V rails with PNP transistors. This makes MAX8514EEI the only choice for applications requiring a regulated negative supply without external charge pumps or inverters.
How does the MAX8514EEI achieve negative voltage regulation?
The MAX8514EEI achieves negative voltage regulation through its dedicated OUT3N channel: SUP3N supplies bias to DRV3N, which sources current into the base of an external NPN transistor configured as an emitter-follower; FB3N senses the emitter voltage and regulates it to 0V ±10mV, resulting in a stable negative output referenced to system ground. This topology avoids inductor-based inversion and supports fast transient response.
Can the MAX8514EEI be synchronized to an external clock, and what are the constraints?
Yes, the MAX8514EEI can be synchronized to an external clock applied to the SYNC/EN pin. The external frequency must fall within ±30% of the nominal switching frequency set by the FREQ resistor (e.g., if RFREQ sets 1.0MHz, sync range is 700kHz–1.3MHz). SYNC/EN must meet VIH ≥2.4V and VIL ≤0.8V, with pulse width ≥200ns, and operates only in enabled mode-not during shutdown.
What is the purpose of the SEQ pin on the MAX8514EEI, and how does it affect startup behavior?
The SEQ pin on the MAX8514EEI controls output voltage sequencing: tying SEQ to GND enables staggered startup (VOUT1 powers first, then VOUT2 and VOUT3N ramp sequentially to avoid output-capacitor charging glitches), while connecting SEQ to VL enables tracking mode (all outputs ramp proportionally together). This ensures reliable power-up of mixed-voltage ASICs and FPGAs without external sequencing ICs.
Does the MAX8514EEI include built-in protection features, and which ones are implemented?
Yes, the MAX8514EEI includes overcurrent protection (programmable foldback via ILIM/CSP/CSN), thermal shutdown (+170°C with 25°C hysteresis), input undervoltage lockout (VL UVLO at 3.6V–4.2V), and power-fail detection (PFI/PFO). It also features soft-start, current-limit blanking, and driver dead-time control (50ns) to prevent shoot-through-providing comprehensive fault coverage for unattended broadband equipment.
MAX8514EEI Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 28-SSOP (0.154", 3.90mm Width)
- Packaging:
- Bulk
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (1), Linear (LDO) (2)
- Number of Outputs:
- 3
- Frequency - Switching:
- 300kHz ~ 1.4MHz
- Voltage/Current - Output 1:
- Adjustable, Adjustable, Adjustable, 1.5V ~ 5.5V, -
- Voltage/Current - Output 2:
- Adjustable, Adjustable, Adjustable, 0.8 V ~ 5.5 V, 30mA
- Voltage/Current - Output 3:
- Adjustable, Adjustable, Adjustable, 800mV ~ 27V, 25mA
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 4.5V ~ 28V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-QSOP
MAX8514EEI FAQ
1.How can I place an order for MAX8514EEI through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX8514EEI on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX8514EEI reliable?
The price and inventory of MAX8514EEI are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX8514EEI is usually 5 days.
3.What payment methods are accepted for MAX8514EEI?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX8514EEI transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX8514EEI?
MAX8514EEI orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX8514EEI order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX8514EEI?
For technical support, including MAX8514EEI datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX8514EEI requirements.
6.How does Aetrix verify that MAX8514EEI is sourced from the original manufacturer or authorized distributors?
All MAX8514EEI products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX8514EEI meets industry standards.
7.What is the process for return or replacement of MAX8514EEI?
All MAX8514EEI units undergo pre-shipment inspection (PSI). If there is an issue with MAX8514EEI, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX8514EEI part is unused and in its original packaging.
Return procedure for MAX8514EEI:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX8514EEI Tags

-
TPS6521905RHBR
Texas Instruments

-
MIC3385YHL-TR
Microchip Technology

-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments

-
A4402KLPTR-T
Allegro MicroSystems

-
BD71847AMWV-E2
ROHM Semiconductor

-
ADP5040ACPZ-1-R7
Analog Devices Inc.

-
LT3048IDC#TRPBF
Analog Devices Inc.

-
ADP5037ACPZ-R7
Analog Devices Inc.

-
XRP7714ILB-F
MaxLinear, Inc.

-
LTC3260EDE#TRPBF
Analog Devices Inc.

-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

