Analog Devices Inc./Maxim Integrated MAX8559EBAGJ+T
- Part No.:
- MAX8559EBAGJ+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Package:
- 8-WFBGA, CSPBGA
- Datasheet:
-
MAX8559EBAGJ+T.pdf
- Description:
- IC REG LINEAR DUAL LOW NOISE
- Quantity:
- Payment:

- Shipping:

Inventory:161,643
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX8559EBAGJ+T from Maxim Integrated is a dual, low-noise, low-dropout linear regulator delivering 300mA per channel with 32µVRMS output noise, 60mV dropout at 100mA, and independent logic-controlled shutdown inputs. It operates from 2.5V to 6.5V input and provides factory-preset 3.0V/2.85V outputs in an 8-bump UCSP (2mm × 1mm) package for space-constrained portable power rails.
For engineers reviewing the MAX8559EBAGJ+T datasheet, MAX8559EBAGJ+T pinout, MAX8559EBAGJ+T application, or MAX8559EBAGJ+T equivalent, key selection criteria include dual-output noise performance, thermal protection behavior, shutdown current consumption, and compatibility with ceramic output capacitors without mandatory bypass.
Technical Context
The MAX8559EBAGJ+T integrates two independent P-channel MOSFET pass transistors (RDS(ON) ≈ 0.6Ω), each with dedicated error amplifiers, internal 1.25V bandgap reference, and autodischarge circuitry. Its feedback loop uses internal resistor dividers to set fixed 3.0V and 2.85V outputs without external resistors.
Each LDO features independent SHDNA/SHDNB control enabling selective shutdown, 385Ω internal discharge path during shutdown, and thermal shutdown at +160°C with 10°C hysteresis. The BP pin accepts a 0.01µF capacitor to reduce noise via an integrated RC filter.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.5V to 6.5V - supports single-cell Li-ion, Li-poly, and multi-cell alkaline/NiMH battery inputs. |
| Output Voltage (A/B) | 3.0V / 2.85V - factory-preset, no external feedback required; enables direct powering of core logic and I/O rails. |
| Max Output Current | 300mA per channel - sufficient for baseband processors, RF ICs, and camera modules in handheld devices. |
| Dropout Voltage | 60mV at 100mA - extends usable battery life by maintaining regulation down to VIN = VOUT + 60mV. |
| Output Noise | 32µVRMS (100Hz–100kHz) - meets low-noise requirements for ADC references and RF synthesizers. |
| PSRR | 70dB at 10kHz - suppresses switching noise from DC-DC converters feeding the LDO input. |
| Quiescent Current | 115µA per LDO - minimizes standby power loss in always-on subsystems like real-time clocks. |
Pinout & Package
MAX8559EBAGJ+T is packaged in an 8-bump UCSP (2.06mm × 1.03mm, 0.4mm pitch) with exposed die pad not connected in this variant. Pin assignment follows standard UCSP top-view layout with A1–A4 and B1–B4 bump positions.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| INA | LDO A Input | Shared input rail for both regulators; requires 2.2µF ceramic bypass to GND for stability up to 150mA load. |
| SHDNA | Shutdown A Control | Logic-low disables LDO A; pulls OUTA to GND via 385Ω internal resistor; compatible with 1.8V/3.3V logic levels. |
| SHDNB | Shutdown B Control | Independent logic-low control for LDO B; allows asymmetric power sequencing in multi-rail systems. |
| INB | LDO B Input | Electrically tied to INA internally; no separate routing needed - simplifies PCB layout. |
| OUTB | LDO B Output | Delivers regulated 2.85V at up to 300mA; requires 2.2µF–4.7µF ceramic output capacitor depending on load current. |
| GND | Ground Reference | Common return for all circuits; must be low-impedance connection to minimize noise coupling between channels. |
| BP | Noise Bypass | Accepts 0.01µF ceramic capacitor to ground to reduce output noise by filtering reference voltage ripple. |
| OUTA | LDO A Output | Delivers regulated 3.0V at up to 300mA; same capacitor requirements as OUTB; supports independent load transient response. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent LDOs | Enables simultaneous regulation of two distinct voltage domains (e.g., 3.0V core + 2.85V I/O) with no cross-talk impact on PSRR or noise. |
| Low-noise BP bypass | 0.01µF capacitor at BP reduces output noise to 32µVRMS, eliminating need for ferrite beads or additional filtering stages. |
| Thermal shutdown with hysteresis | +160°C trip point and 10°C hysteresis prevent oscillation during sustained overload, supporting reliable operation in sealed handheld enclosures. |
| Internal discharge path | 385Ω resistor discharges OUTA/OUTB to GND during shutdown, preventing floating outputs that could disrupt downstream logic states. |
| Ultra-low quiescent current | 115µA per LDO at no load ensures <230µA total supply current when both regulators are active but unloaded - critical for battery runtime. |
Applications
| Cellular Handsets | Digital Cameras |
|---|---|
Use Scenario: Powering baseband processor core (3.0V) and image sensor interface (2.85V) from a single Li-ion cell. IC Role / Device Role / Timing Role: Dual LDO providing isolated, low-noise, sequenced power rails with independent enable control for system-level power management. Use Value: Eliminates need for two discrete regulators, reducing board area by >40% while maintaining PSRR >70dB at 10kHz to suppress DC-DC switching noise. | Use Scenario: Supplying CCD/CMOS sensor analog front-end (3.0V) and digital controller (2.85V) in compact camera modules. IC Role / Device Role / Timing Role: Low-noise dual regulator ensuring clean analog supply for high-precision ADCs and stable digital rail for timing-critical image processing. Use Value: 32µVRMS noise prevents quantization errors in 12-bit+ image data; independent shutdown allows sensor power-down without affecting controller state. |
| Notebook Subsystems | Wireless LAN Cards |
Use Scenario: Delivering 3.0V to embedded controller and 2.85V to USB PHY in ultra-thin notebook daughterboards. IC Role / Device Role / Timing Role: Space-optimized dual LDO replacing discrete solutions in thermally constrained zones near CPU/GPU heat sinks. Use Value: 2mm² UCSP footprint saves >65% board area vs. TDFN; 1951mW thermal rating in TDFN variant supports higher ambient temperatures if needed. | Use Scenario: Regulating 3.0V for WLAN SoC radio section and 2.85V for MAC/baseband in mini-PCIe wireless cards. IC Role / Device Role / Timing Role: Dual LDO with channel-to-channel isolation >60dB at 1MHz ensuring RF section noise does not couple into digital baseband domain. Use Value: Independent shutdown permits radio sleep mode without resetting MAC logic; 60mV dropout extends usable battery voltage range by 80mV per cell. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-LDO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS7A2028PDBVR | Single-channel, 300mA, 2.8V fixed output; no dual-output or independent shutdown. | Requires two devices for dual-rail use; lacks BP noise-reduction pin and thermal hysteresis. | Select when only one regulated rail is needed and board area allows two ICs. |
| ADP125ARHZ-3.0-R7 | Single-channel, 500mA, 3.0V fixed output; no second output or SHDNB control. | Higher current capability but no 2.85V option; no BP pin or channel isolation specs provided. | Choose for higher-current single-rail applications where noise below 32µVRMS is not required. |
Compared with TPS7A2028PDBVR and ADP125ARHZ-3.0-R7, the MAX8559EBAGJ+T uniquely delivers matched dual outputs with independent control, sub-35µVRMS noise, and integrated thermal protection - making it the only solution that satisfies co-located 3.0V/2.85V low-noise rail requirements in a single 2mm² package.
Availability
MAX8559EBAGJ+T is available at Aetrix Electronics and suitable for cellular handsets, digital cameras, notebook subsystems, and wireless LAN cards requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for MAX8559EBAGJ+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog, mixed-signal, and power-management ICs for demanding industrial, automotive, and portable applications.
The MAX8559 belongs to Maxim's low-noise LDO family engineered specifically for battery-powered handheld devices requiring dual, independently controlled, ultra-low-quiescent-power voltage rails with minimal PCB footprint.
FAQ
What output voltages does the MAX8559EBAGJ+T provide?
The MAX8559EBAGJ+T provides factory-preset output voltages of 3.0V on OUTA and 2.85V on OUTB. These values are laser-trimmed during production and require no external feedback components. The 'GJ' suffix in the part number directly corresponds to this specific dual-voltage configuration as defined in Maxim's Output Voltage Selector Guide.
Does the MAX8559EBAGJ+T require an external bypass capacitor on the BP pin?
Yes, the MAX8559EBAGJ+T requires a 0.01µF ceramic capacitor between BP and GND to achieve its specified 32µVRMS output noise. Omitting this capacitor increases output noise to 254µVRMS. The BP pin connects to an internal RC filter that attenuates reference voltage ripple, and the capacitor value is optimized for noise reduction without compromising startup time.
What is the maximum continuous output current per channel for the MAX8559EBAGJ+T?
The MAX8559EBAGJ+T delivers up to 300mA of continuous output current per channel (OUTA and OUTB). This rating assumes use of a 4.7µF ceramic output capacitor and operation within the -40°C to +85°C temperature range. The device includes internal current limiting (310mA minimum) and thermal shutdown to protect against overload conditions.
How does the shutdown functionality work on the MAX8559EBAGJ+T?
The MAX8559EBAGJ+T features two independent shutdown inputs: SHDNA controls OUTA and SHDNB controls OUTB. Driving either input low disables its respective LDO and activates a 385Ω internal discharge path to pull the output to GND. Driving both inputs low shuts down the entire IC, reducing total supply current to 0.01µA. Each input accepts standard logic-level signals.
What package type is used for the MAX8559EBAGJ+T and what are its key mechanical dimensions?
The MAX8559EBAGJ+T uses an 8-bump UCSP (Ultra Compact Silicon Package) measuring 2.06mm × 1.03mm with 0.4mm bump pitch. It has no exposed thermal paddle. This lead-free, RoHS-compliant package provides a 2mm² footprint - approximately 75% smaller than the 8-pin TDFN variant - making it ideal for ultra-dense portable PCB layouts.
MAX8559EBAGJ+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 8-WFBGA, CSPBGA
- Packaging:
- Bulk
- Product Status:
- Active
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 2
- Voltage - Input (Max):
- 6.5V
- Voltage - Output (Min/Fixed):
- 3V, 2.85V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.12V @ 100mA
- Current - Output:
- 300mA, 300mA
- Current - Quiescent (Iq):
- 290 µA
- Current - Supply (Max):
- -
- PSRR:
- 70dB ~ 54dB (10kHz ~ 100kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature, Short Circuit
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-UCSP (2.02x1.02)
MAX8559EBAGJ+T FAQ
1.How can I place an order for MAX8559EBAGJ+T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX8559EBAGJ+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX8559EBAGJ+T reliable?
The price and inventory of MAX8559EBAGJ+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX8559EBAGJ+T is usually 5 days.
3.What payment methods are accepted for MAX8559EBAGJ+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX8559EBAGJ+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX8559EBAGJ+T?
MAX8559EBAGJ+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX8559EBAGJ+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX8559EBAGJ+T?
For technical support, including MAX8559EBAGJ+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX8559EBAGJ+T requirements.
6.How does Aetrix verify that MAX8559EBAGJ+T is sourced from the original manufacturer or authorized distributors?
All MAX8559EBAGJ+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX8559EBAGJ+T meets industry standards.
7.What is the process for return or replacement of MAX8559EBAGJ+T?
All MAX8559EBAGJ+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX8559EBAGJ+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX8559EBAGJ+T part is unused and in its original packaging.
Return procedure for MAX8559EBAGJ+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX8559EBAGJ+T Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

