Analog Devices Inc./Maxim Integrated MAX8559EBAJJ+T
- Part No.:
- MAX8559EBAJJ+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Package:
- 8-WFBGA, CSPBGA
- Datasheet:
-
MAX8559EBAJJ+T.pdf
- Description:
- IC REG LINEAR 2.85V/2.85V 8UCSP
- Quantity:
- Payment:

- Shipping:

Inventory:1,632
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX8559EBAJJ+T from Maxim Integrated is a dual, low-noise, low-dropout linear regulator delivering two independent 2.85V outputs with ≥300mA per channel, 32µVRMS output noise, 70dB PSRR at 10kHz, and 60mV dropout at 100mA load-designed for power-sensitive portable electronics requiring clean, stable dual-rail supplies.
For engineers reviewing the MAX8559EBAJJ+T datasheet, MAX8559EBAJJ+T pinout, MAX8559EBAJJ+T application, or MAX8559EBAJJ+T equivalent, key selection criteria include factory-preset 2.85V/2.85V output matching, independent logic-controlled shutdown (SHDNA/SHDNB), ultra-low quiescent current (115µA per LDO), and compatibility with small ceramic capacitors without mandatory bypass.
Technical Context
The MAX8559EBAJJ+T integrates two P-channel MOSFET pass transistors (RDS(ON) ≈ 0.6Ω) enabling load-proportional dropout voltage and eliminating base-drive current loss typical of PNP-based regulators. Its internal 1.25V bandgap reference feeds error amplifiers that regulate each output via fixed internal resistor dividers set for 2.85V.
Each LDO features independent thermal shutdown (160°C trip, 10°C hysteresis), short-circuit protection, and output discharge (385Ω to GND in shutdown). The BP pin accepts a 0.01µF ceramic capacitor to form an RC filter that reduces broadband output noise below 32µVRMS (100Hz–100kHz).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | 2.85V per channel, factory-preset-no external feedback required; eliminates resistor network layout and tolerance errors. |
| Max Output Current | 300mA per LDO-supports high-current digital cores or RF sections when paired with ≥4.7µF ceramic output capacitors. |
| Dropout Voltage | 60mV at 100mA-enables operation down to VIN = 2.91V for 2.85V output, extending battery runtime in single-cell Li-ion systems. |
| Output Noise | 32µVRMS (100Hz–100kHz)-meets stringent noise requirements for RF transceivers and precision ADCs without additional filtering. |
| PSRR | 70dB at 10kHz-rejects switching noise from adjacent DC-DC converters, reducing need for post-regulation LC filters. |
| Quiescent Current | 115µA per LDO at no load-minimizes standby power in always-on subsystems such as real-time clocks or sensor interfaces. |
| Shutdown Current | 0.01µA with both SHDNA and SHDNB low-enables deep-sleep modes in portable devices with µA-level system leakage budgets. |
Pinout & Package
MAX8559EBAJJ+T is packaged in an 8-bump UCSP (2.06mm × 1.03mm, 0.5mm pitch) with exposed die attach pad-optimized for minimal PCB footprint and thermal performance in space-constrained handheld designs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| INA / INB | LDO A and B input supply rails | Shared 2.5V–6.5V input domain; must be connected externally; bypassed with ≥2.2µF ceramic capacitor to GND. |
| OUTA / OUTB | Regulated 2.85V outputs | Each sources up to 300mA; internally discharged to GND via 385Ω during shutdown-prevents floating bias in powered-down subsystems. |
| SHDNA / SHDNB | Independent enable inputs | Logic-low disables respective LDO; both low disables internal reference and reduces total supply current to 0.01µA. |
| BP | Noise-reduction bypass node | Accepts 0.01µF ceramic capacitor to ground-lowers output noise by filtering reference amplifier noise; optional if noise is non-critical. |
| GND | Power and signal reference | Common return for all circuits; UCSP exposed paddle must be soldered to PCB ground plane for thermal and electrical integrity. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent LDOs | Enables simultaneous regulation of two critical voltage rails (e.g., core + I/O) with separate on/off control-reduces need for discrete regulators and simplifies power sequencing. |
| Low-noise architecture | 32µVRMS output noise with BP capacitor ensures clean supply for noise-sensitive analog/RF blocks without adding ferrite beads or extra LDO stages. |
| P-channel MOSFET pass devices | Eliminates base-drive current loss and delivers lower dropout at light loads versus PNP alternatives-extends usable battery voltage range and improves efficiency. |
| Factory-preset outputs | 2.85V/2.85V configuration (JJ code) removes external resistor selection, saves board area, and guarantees ±3% accuracy across -40°C to +85°C. |
| Capacitor-flexible design | Stable with 2.2µF ceramic output caps for ≤150mA loads or 4.7µF for full 300mA-avoids costly tantalum or large electrolytics while supporting X5R/X7R dielectrics. |
Applications
| Cellular Handsets | Digital Cameras |
|---|---|
Use Scenario: Powering baseband processor core (1.8V–2.85V) and camera ISP or image sensor interface simultaneously from a single Li-ion cell. IC Role / Device Role: Dual-rail LDO providing isolated, low-noise 2.85V supplies with independent shutdown to manage subsystem power states. Use Value: Enables rapid power cycling of camera module without disrupting baseband operation-reducing system-level standby current by >50%. | Use Scenario: Supplying CCD/CMOS image sensor analog front-end and digital controller from shared battery rail. IC Role / Device Role: Low-noise dual LDO delivering matched 2.85V rails with <32µVRMS noise to prevent image sensor fixed-pattern noise and quantization artifacts. Use Value: Eliminates need for separate ultra-low-noise LDOs-cutting BOM cost and PCB area by 30% versus discrete solutions. |
| Notebook Subsystems | Wireless LAN Cards |
Use Scenario: Regulating memory I/O voltage and touchpad controller supply in ultraportable notebooks with tight thermal constraints. IC Role / Device Role: Compact dual LDO with 2mm² UCSP footprint supplying 2.85V to DDR I/O and microcontroller-leveraging shared input and ground paths. Use Value: Reduces solution size by 40% versus two 3mm×3mm TDFN regulators-freeing space for battery expansion or antenna placement. | Use Scenario: Powering WLAN SoC RF transceiver and baseband logic from PCIe Mini Card slot's 3.3V rail. IC Role / Device Role: Dual LDO stepping 3.3V down to 2.85V with 70dB PSRR at 10kHz to suppress switching noise from host DC-DC converter. Use Value: Improves WLAN EVM by >3dB and reduces packet error rate-meeting IEEE 802.11n sensitivity requirements without added filtering. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-LDO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS7A20285PDBVR | Single 2.85V LDO (not dual); 300mA, 16µVRMS noise, 65dB PSRR @ 10kHz; SOT-23-5 package. | Requires two units for dual-rail use; lacks independent shutdown control per channel. | Select when only one regulated rail is needed or when board space allows duplication. |
| ADP125ARHZ-2.85-R7 | Single 2.85V LDO; 500mA, 45µVRMS noise, 60dB PSRR @ 10kHz; 6-lead SOT-23 package. | No dual-output capability; higher noise limits use in RF/analog sections. | Choose for higher current demand per rail where noise and PSRR are less critical. |
Compared with TPS7A20285PDBVR and ADP125ARHZ-2.85-R7, the MAX8559EBAJJ+T uniquely delivers matched dual 2.85V outputs with independent shutdown, sub-32µVRMS noise, and UCSP packaging-making it the only solution that satisfies compact, low-noise, dual-rail requirements in a single IC.
Availability
MAX8559EBAJJ+T is available at Aetrix Electronics and suitable for cellular handsets, digital cameras, notebook subsystems, and wireless LAN cards requiring stable component supply, long-term lifecycle support, and lead-free compliance.
Supply support for MAX8559EBAJJ+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in high-performance analog, mixed-signal, and power management ICs for industrial, communications, and consumer applications.
The MAX8559 belongs to Maxim's low-noise, dual-LDO product line engineered specifically for battery-powered portable electronics-prioritizing ultra-low quiescent current, minimal footprint, and factory-preset outputs to accelerate design-in and reduce bill-of-materials complexity.
FAQ
What output voltages does the MAX8559EBAJJ+T provide?
The MAX8559EBAJJ+T provides two identical, factory-preset 2.85V outputs (VOUTA = VOUTB = 2.85V) with ±3% accuracy over -40°C to +85°C. This JJ-coded variant eliminates external feedback resistors, ensuring consistent voltage matching between rails and simplifying layout. The MAX8559EBAJJ+T achieves this using internal resistor dividers referenced to a 1.25V bandgap-no user adjustment is possible or required.
Does the MAX8559EBAJJ+T require an external bypass capacitor on the BP pin?
The MAX8559EBAJJ+T does not require an external capacitor on the BP pin for basic operation, but adding a 0.01µF ceramic capacitor reduces output voltage noise from 254µVRMS to 32µVRMS (100Hz–100kHz). This BP capacitor forms a low-pass filter with an internal resistor to attenuate reference amplifier noise. If system noise specifications permit higher noise, the BP capacitor may be omitted to reduce component count and board area-though PSRR and transient response remain unaffected.
What is the maximum continuous output current per channel for the MAX8559EBAJJ+T?
The MAX8559EBAJJ+T delivers up to 300mA of continuous output current per channel (OUTA and OUTB) when used with a minimum 4.7µF ceramic output capacitor and within thermal limits. At 100mA load, dropout is 60mV; at full 300mA, dropout increases proportionally due to the P-channel MOSFET's RDS(ON). The device includes per-channel current limiting (310mA min) and thermal shutdown (160°C) to protect against overload-ensuring reliable operation even under sustained short-circuit conditions.
Can the MAX8559EBAJJ+T operate without an input bypass capacitor?
No-the MAX8559EBAJJ+T requires a minimum 2.2µF ceramic input capacitor connected between INA/INB and GND for stability and transient response. This capacitor mitigates input supply impedance, suppresses line transients, and prevents oscillation under dynamic load changes. For 300mA operation or noisy input sources (e.g., switcher outputs), a 4.7µF or larger low-ESR ceramic capacitor is recommended. Omitting the input capacitor risks instability, excessive output ripple, and potential damage during load steps.
What package type is used for the MAX8559EBAJJ+T, and how is thermal management handled?
The MAX8559EBAJJ+T uses an 8-bump UCSP package (2.06mm × 1.03mm, 0.5mm pitch) with an exposed die attach pad. Thermal management relies on soldering this exposed pad directly to the PCB's solid ground plane-acting as both electrical reference and primary heat path. The UCSP's 379mW maximum power dissipation at +70°C ambient requires careful layout: short wide traces, 2oz copper, and proximity to ground pours. For higher-power applications, the TDFN-EP variant (MAX8559ETAJJ+T) offers 1951mW dissipation via its larger exposed paddle.
MAX8559EBAJJ+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 8-WFBGA, CSPBGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 2
- Voltage - Input (Max):
- 6.5V
- Voltage - Output (Min/Fixed):
- 2.85V, 2.85V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.12V @ 100mA, 0.12V @ 100mA
- Current - Output:
- 300mA, 300mA
- Current - Quiescent (Iq):
- 290 µA
- Current - Supply (Max):
- -
- PSRR:
- 70dB ~ 54dB (10kHz ~ 100kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature, Short Circuit
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-UCSP (2.02x1.02)
MAX8559EBAJJ+T FAQ
1.How can I place an order for MAX8559EBAJJ+T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX8559EBAJJ+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX8559EBAJJ+T reliable?
The price and inventory of MAX8559EBAJJ+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX8559EBAJJ+T is usually 5 days.
3.What payment methods are accepted for MAX8559EBAJJ+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX8559EBAJJ+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX8559EBAJJ+T?
MAX8559EBAJJ+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX8559EBAJJ+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX8559EBAJJ+T?
For technical support, including MAX8559EBAJJ+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX8559EBAJJ+T requirements.
6.How does Aetrix verify that MAX8559EBAJJ+T is sourced from the original manufacturer or authorized distributors?
All MAX8559EBAJJ+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX8559EBAJJ+T meets industry standards.
7.What is the process for return or replacement of MAX8559EBAJJ+T?
All MAX8559EBAJJ+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX8559EBAJJ+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX8559EBAJJ+T part is unused and in its original packaging.
Return procedure for MAX8559EBAJJ+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX8559EBAJJ+T Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

