Analog Devices Inc./Maxim Integrated MAX8559ETAJ2+T
- Part No.:
- MAX8559ETAJ2+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Package:
- 8-WDFN Exposed Pad
- Datasheet:
-
MAX8559ETAJ2+T.pdf
- Description:
- IC REG LINEAR 2.85V/1.8V 8TDFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,500
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX8559ETAJ2+T from Maxim Integrated is a dual, low-noise, low-dropout linear regulator delivering 300mA per channel with factory-preset outputs of 2.85V (OUTA) and 1.80V (OUTB), operating from 2.5V to 6.5V input. It features 32µVRMS output noise, 70dB PSRR at 10kHz, and 60mV dropout at 100mA load-enabling high-efficiency power delivery in space-constrained portable systems.
For engineers reviewing the MAX8559ETAJ2+T datasheet, MAX8559ETAJ2+T pinout, MAX8559ETAJ2+T application, or MAX8559ETAJ2+T equivalent, key selection criteria include independent shutdown control, ultra-low quiescent current (115µA per LDO), no-bypass-capacitor operation capability, and TDFN-EP package thermal performance for battery-powered instrumentation and wireless modules.
Technical Context
The MAX8559ETAJ2+T integrates two independent P-channel MOSFET pass transistors (RDS(ON) ≈ 0.6Ω), enabling load-proportional dropout voltage and eliminating base-drive current loss typical of PNP-based regulators. Its internal 1.25V bandgap reference feeds error amplifiers that regulate both outputs via fixed internal feedback dividers-no external resistors required.
Each LDO includes autonomous current limiting (310mA min), thermal shutdown at +160°C with 10°C hysteresis, and internal 385Ω discharge paths for OUTA/OUTB during shutdown. The BP pin accepts a 0.01µF ceramic capacitor to form an RC filter that reduces output noise below 32µVRMS (100Hz–100kHz).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage (OUTA/OUTB) | 2.85V / 1.80V - factory-trimmed, no external resistors needed; supports dual-rail logic and analog subsystems |
| Max Output Current | 300mA per channel - sustains full load with 4.7µF ceramic output capacitors; enables single-chip dual-rail supply for SoC peripherals |
| Dropout Voltage | 60mV at 100mA - enables >98% efficiency at light loads and extends usable battery life in 3.0V Li-ion systems |
| Output Noise | 32µVRMS (100Hz–100kHz) - meets low-noise analog supply requirements for ADCs, RF receivers, and precision sensors |
| PSRR | 70dB at 10kHz - suppresses switching noise from adjacent DC-DC converters in mixed-signal PCB layouts |
| Quiescent Current | 115µA per LDO - ensures <230µA total system standby current when both outputs active; critical for always-on sensor nodes |
| Shutdown Current | 0.01µA - achieved when both SHDNA and SHDNB driven low; enables deep-sleep modes in portable devices |
Pinout & Package
MAX8559ETAJ2+T is packaged in an 8-pin TDFN-EP (3mm × 3mm, 0.8mm height) with exposed paddle for thermal dissipation. The lead-free package complies with RoHS and requires soldering to PCB ground plane for optimal thermal performance (1951mW max power dissipation at +70°C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (INA) | LDO A Input | Shared input rail for both regulators; must be bypassed with ≥2.2µF ceramic capacitor to GND |
| 2 (SHDNA) | Shutdown A Control | Logic-low disables OUTA; internal 385Ω discharge path pulls OUTA to GND during shutdown |
| 3 (SHDNB) | Shutdown B Control | Logic-low disables OUTB; independent of SHDNA for flexible power sequencing |
| 4 (INB) | LDO B Input | Electrically tied to INA; dual-input structure simplifies layout and reduces input EMI filtering complexity |
| 5 (OUTB) | LDO B Output | Delivers 1.80V @ up to 300mA; requires ≥2.2µF ceramic capacitor to GND for stability at full load |
| 6 (GND) | Power Ground | Common return for all regulators; must connect directly to PCB ground plane under exposed paddle |
| 7 (BP) | Noise Bypass | Accepts 0.01µF ceramic capacitor to reduce output noise; trace routing must avoid noisy digital signals |
| 8 (OUTA) | LDO A Output | Delivers 2.85V @ up to 300mA; same capacitor requirements as OUTB; internally discharged during shutdown |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent LDOs | Enables simultaneous 2.85V/1.80V rails without cross-regulation; eliminates need for discrete regulators in dual-voltage SoC designs |
| No-bypass-capacitor operation | Stable with minimal external components-reduces BOM count and PCB area by omitting BP capacitor if noise specs permit |
| Independent shutdown inputs | Allows selective power gating of each rail (e.g., keep 2.85V active for real-time clock while shutting down 1.80V core domain) |
| P-channel MOSFET pass devices | Eliminates base-drive current loss and delivers lower dropout than PNP equivalents-critical for end-of-battery-life operation |
| Thermal overload protection | Auto-recovers after junction cools 10°C; prevents permanent damage during sustained overloads without external circuitry |
Applications
| Wireless LAN Card Power | Digital Camera Sensor Supply |
|---|---|
|
Use Scenario: Dual-rail power for WLAN baseband IC (1.8V I/O, 2.85V RF front-end) in mini-PCIe module. IC Role / Device Role / Timing Role: Primary dual-output LDO providing clean, sequenced voltage rails with independent enable control. Use Value: 32µVRMS noise ensures low EVM in 802.11ac transmit chain; 60mV dropout extends operational time on single-cell Li-ion. |
Use Scenario: Powering CMOS image sensor (2.85V analog, 1.8V digital core) and ISP in compact camera module. IC Role / Device Role / Timing Role: Low-noise dual LDO supplying isolated analog/digital domains with fast load-transient response. Use Value: 70dB PSRR at 10kHz rejects noise from high-speed MIPI D-PHY clock; independent shutdown enables sensor sleep mode. |
| Handheld Test Instrument | PCMCIA Card Interface |
|
Use Scenario: Battery-powered multimeter requiring stable 2.85V reference and 1.8V microcontroller supply. IC Role / Device Role / Timing Role: Precision dual LDO delivering metrology-grade voltage accuracy (±3%) across temperature. Use Value: 115µA quiescent current per LDO enables >100-hour battery life; thermal shutdown protects against probe short-circuits. |
Use Scenario: PCMCIA card with FPGA (1.8V) and level-shifting interface (2.85V) operating from host 3.3V bus. IC Role / Device Role / Timing Role: Compact dual LDO replacing discrete regulators in tight card-edge footprint. Use Value: 2mm² TDFN-EP package fits within PCMCIA Type II height limit; exposed paddle handles 1.95W dissipation during burst-mode operation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-LDO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS7A2028PDBVR | Single 2.8V LDO (300mA), no dual output or 1.8V rail; 16µVRMS noise, 65dB PSRR at 10kHz | Requires two separate ICs to replicate MAX8559ETAJ2+T's dual-rail function; larger solution size | Select when only one regulated rail is needed and lowest possible noise is critical |
| ADP5311ACPZ-2-R7 | Dual LDO (300mA/300mA), but outputs fixed at 3.3V/1.2V; 45µVRMS noise, 60dB PSRR at 10kHz | Cannot deliver 2.85V/1.80V combination; higher noise limits use in RF-sensitive applications | Select when 3.3V/1.2V rails match system architecture and ADI ecosystem integration is preferred |
Compared with TPS7A2028PDBVR and ADP5311ACPZ-2-R7, the MAX8559ETAJ2+T uniquely provides the exact 2.85V/1.80V output pair in a single TDFN package with superior PSRR and lower noise-making it optimal for space-constrained, dual-rail wireless and imaging systems where rail-specific performance is non-negotiable.
Availability
MAX8559ETAJ2+T is available at Aetrix Electronics and suitable for cellular phone power management, digital camera sensor supplies, and handheld instrument battery regulation requiring stable component supply, long-lifecycle support, and RoHS-compliant packaging.
Supply support for MAX8559ETAJ2+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog, mixed-signal, and power-management ICs for demanding industrial, automotive, and portable applications.
The MAX8559 series targets battery-powered portable electronics requiring dual, low-noise, low-quiescent-current LDOs with factory-set outputs and minimal external components-enabling rapid design of compact, energy-efficient power subsystems.
FAQ
What output voltages does the MAX8559ETAJ2+T provide?
The MAX8559ETAJ2+T delivers factory-preset outputs of 2.85V on OUTA and 1.80V on OUTB. These values are laser-trimmed during production and require no external feedback resistors. The device belongs to the MAX8559 family with multiple output combinations; the "J2" suffix specifically denotes the 2.85V/1.80V variant in TDFN-EP packaging. Output accuracy is ±3% over -40°C to +85°C.
Can the MAX8559ETAJ2+T operate without the BP bypass capacitor?
Yes, the MAX8559ETAJ2+T is fully functional without the 0.01µF capacitor on the BP pin. Omitting it increases output noise to 254µVRMS (100Hz–100kHz), but maintains regulation and stability. The BP capacitor is optional and used only when the 32µVRMS noise specification is required-for example, in RF receiver bias supplies or high-resolution ADC references. Layout guidelines recommend routing the BP trace away from noisy digital signals regardless of capacitor presence.
What is the thermal performance difference between UCSP and TDFN packages for the MAX8559ETAJ2+T?
The MAX8559ETAJ2+T is specified only in the 8-pin TDFN-EP package-not UCSP. The TDFN version has an exposed paddle thermally connected to the PCB ground plane, enabling 1951mW maximum power dissipation at +70°C (derating 24.4mW/°C above). In contrast, the UCSP variant (e.g., MAX8559EBAJ2+T) is rated for only 379mW. This makes the TDFN essential for applications drawing near 300mA per rail at elevated ambient temperatures or with limited airflow.
How does the MAX8559ETAJ2+T handle short circuits on its outputs?
The MAX8559ETAJ2+T incorporates independent current-limit circuitry for each LDO, triggering at 310mA (minimum). During a short circuit, the affected output shuts down while the other remains operational. The device enters hiccup mode-cycling on/off-to limit power dissipation and prevent thermal damage. Continuous short-circuit operation is safe due to integrated thermal shutdown, which disables the pass transistor when junction temperature exceeds +160°C and re-enables it after cooling by 10°C.
Is the MAX8559ETAJ2+T compatible with ceramic output capacitors only?
Yes, the MAX8559ETAJ2+T is optimized exclusively for ceramic output capacitors. The datasheet explicitly warns against using tantalum capacitors due to instability risks. For 300mA loads, a minimum 4.7µF X7R/X5R ceramic capacitor is required per output; 2.2µF suffices for ≤150mA. Capacitor ESR must be low (<100mΩ), and dielectric choice affects temperature stability-Z5U/Y5V types may require ≥4.7µF below -10°C, while X7R maintains stability across the full -40°C to +85°C range with 2.2µF.
MAX8559ETAJ2+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 8-WDFN Exposed Pad
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 2
- Voltage - Input (Max):
- 6.5V
- Voltage - Output (Min/Fixed):
- 2.85V, 1.8V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.12V @ 100mA, -
- Current - Output:
- 300mA, 300mA
- Current - Quiescent (Iq):
- 290 µA
- Current - Supply (Max):
- -
- PSRR:
- 70dB ~ 54dB (10kHz ~ 100kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature, Short Circuit
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TDFN (3x3)
MAX8559ETAJ2+T FAQ
1.How can I place an order for MAX8559ETAJ2+T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX8559ETAJ2+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX8559ETAJ2+T reliable?
The price and inventory of MAX8559ETAJ2+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX8559ETAJ2+T is usually 5 days.
3.What payment methods are accepted for MAX8559ETAJ2+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX8559ETAJ2+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX8559ETAJ2+T?
MAX8559ETAJ2+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX8559ETAJ2+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX8559ETAJ2+T?
For technical support, including MAX8559ETAJ2+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX8559ETAJ2+T requirements.
6.How does Aetrix verify that MAX8559ETAJ2+T is sourced from the original manufacturer or authorized distributors?
All MAX8559ETAJ2+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX8559ETAJ2+T meets industry standards.
7.What is the process for return or replacement of MAX8559ETAJ2+T?
All MAX8559ETAJ2+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX8559ETAJ2+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX8559ETAJ2+T part is unused and in its original packaging.
Return procedure for MAX8559ETAJ2+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX8559ETAJ2+T Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

