Analog Devices Inc./Maxim Integrated MAX8559ETAJG+
- Part No.:
- MAX8559ETAJG+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Package:
- 8-WDFN Exposed Pad
- Datasheet:
-
MAX8559ETAJG+.pdf
- Description:
- IC REG LIN 2.85V/3V 300MA 8TDFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,832
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX8559ETAJG+ from Maxim Integrated is a dual, low-noise, low-dropout linear regulator delivering 300mA per channel from 2.5V–6.5V input, with factory-preset 2.85V/3.00V outputs, 32µVRMS output noise, and 60mV dropout at 100mA - used in notebook computers and wireless LAN cards for clean, independent power rail generation.
For engineers reviewing the MAX8559ETAJG+ datasheet, MAX8559ETAJG+ pinout, MAX8559ETAJG+ application, or MAX8559ETAJG+ equivalent, key selection criteria include dual independent shutdown control, UCSP/TDFN package compatibility, low-noise performance without BP capacitor dependency, and thermal-shutdown hysteresis of 10°C.
Technical Context
The MAX8559ETAJG+ integrates two independent P-channel MOSFET pass transistors (0.6Ω RDS(ON)) with internal 1.25V bandgap reference and error amplifiers, enabling load-proportional dropout voltage and ultra-low 115µA per-LDO quiescent current. Each regulator features autodischarge via 385Ω internal resistor during shutdown and independent current limiting (310mA min).
Its feedback loop uses internal resistor dividers to set fixed 2.85V and 3.00V outputs; BP pin accepts 0.01µF ceramic capacitor to reduce noise below 32µVRMS (100Hz–100kHz), while PSRR reaches 70dB at 10kHz with CBP = 0.01µF and COUT = 2.2µF.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.5V to 6.5V - supports single-cell Li-ion (3.0V–4.2V) and 3.3V/5V system rails without external regulation. |
| Output Voltages | 2.85V (OUTA) and 3.00V (OUTB) - factory-preset, eliminating external resistors and ensuring ±3% accuracy over -40°C to +85°C. |
| Max Output Current | 300mA per LDO - sustained with 4.7µF ceramic output capacitors; 150mA supported with 2.2µF. |
| Dropout Voltage | 60mV at 100mA load - enables operation down to VIN = VOUT + 60mV, extending battery runtime in portable devices. |
| Output Noise | 32µVRMS (100Hz–100kHz) - achieved with 0.01µF BP bypass; critical for RF and ADC power domains. |
| PSRR | 70dB at 10kHz - suppresses switching noise from DC-DC converters feeding the LDO input. |
| Quiescent Current | 115µA per LDO (no load) - ensures minimal battery drain in always-on subsystems like real-time clocks or PMIC sequencers. |
Pinout & Package
MAX8559ETAJG+ is supplied in an 8-pin TDFN-EP (3mm × 3mm, 0.8mm height) with exposed paddle for thermal dissipation. The package supports reflow soldering per JEDEC J-STD-020 and requires exposed paddle soldering to PCB ground plane.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| INA | LDO A Input | Shared input rail for both regulators; must be bypassed with ≥2.2µF ceramic capacitor to GND. |
| SHDNA | Shutdown A Control | Logic-low disables OUTA; high-impedance input with 100nA bias current; connects to INA for always-on operation. |
| SHDNB | Shutdown B Control | Logic-low disables OUTB; independent of SHDNA; both low reduces total supply current to 0.01µA. |
| INB | LDO B Input | Electrically tied to INA; not separate input - dual-input labeling reflects internal routing symmetry. |
| OUTB | LDO B Output | 300mA-capable regulated 3.00V rail; internally discharged to GND via 385Ω resistor in shutdown mode. |
| GND | Power Ground | Common return for all regulators and internal circuitry; must connect to low-impedance PCB ground plane. |
| BP | Noise Bypass | Reference voltage filter node; 0.01µF ceramic capacitor here reduces output noise by >8× vs. no BP cap. |
| OUTA | LDO A Output | 300mA-capable regulated 2.85V rail; same discharge behavior as OUTB during shutdown. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent shutdown | Enables selective power gating of 2.85V and 3.00V rails without cross-talk or shared enable timing constraints. |
| Low-noise architecture | 32µVRMS output noise with BP bypass allows direct powering of RF transceivers and precision analog circuits. |
| P-channel MOSFET pass devices | 0.6Ω RDS(ON) delivers 60mV dropout at 100mA and eliminates base-drive current loss seen in PNP-based LDOs. |
| Thermal overload protection | +160°C shutdown threshold with 10°C hysteresis prevents damage during sustained overload or poor heatsinking. |
| Capacitor-flexible stability | Stable with 2.2µF–10µF ceramic output capacitors (X5R/X7R); no tantalum required, reducing BOM cost and size. |
Applications
| Wireless LAN Cards | Notebook Computers |
|---|---|
Use Scenario: Powering 2.4GHz/5GHz WLAN chipset RF front-end and baseband processor requiring isolated, low-noise supplies. IC Role / Device Role / Timing Role: Dual LDO provides dedicated 2.85V (RF synth) and 3.00V (baseband I/O) rails with channel-to-channel isolation >60dB at 10MHz. Use Value: 32µVRMS noise prevents EVM degradation; independent shutdown enables dynamic RF power cycling without affecting baseband logic. | Use Scenario: Supplying DDR memory termination (VTT) and chipset core I/O in space-constrained ultrabooks. IC Role / Device Role / Timing Role: Delivers stable 2.85V and 3.00V from shared 3.3V system rail with <±3% output accuracy across temperature and load. Use Value: 60mV dropout extends usable battery voltage range; TDFN-EP package fits 3mm × 3mm footprint constraints. |
| Digital Cameras | Handheld Instruments |
Use Scenario: Powering CMOS image sensor analog front-end and ISP core in compact camera modules. IC Role / Device Role / Timing Role: Provides clean 2.85V (sensor bias) and 3.00V (ISP digital core) with <15mV load-transient overshoot at 100mA step. Use Value: Low 115µA quiescent current preserves standby battery life; BP bypass eliminates sensor readout noise artifacts. | Use Scenario: Generating precision analog and digital rails in battery-powered multimeters and oscilloscope probes. IC Role / Device Role / Timing Role: Supplies 2.85V reference buffer and 3.00V microcontroller I/O with <0.1% line regulation (±0.15%/V) and thermal shutdown at +160°C. Use Value: 70dB PSRR rejects noise from on-board DC-DC converters; independent shutdown isolates analog section during measurement. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-LDO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS7A202830PDBVR | Single-input dual-output LDO with 2.8V/3.0V outputs; 25µVRMS noise; 200mA per channel; SOT-23-8 package. | Lower max current (200mA vs. 300mA); no independent shutdown - both outputs toggle together. | Select when board space is constrained and simultaneous enable/disable is acceptable. |
| NCP1117ST30T3G | Single-channel 3.0V LDO; 1A output; 120mV dropout at 800mA; TO-220/SOT-223; no 2.85V option or BP noise reduction. | Requires two discrete devices to match dual-rail functionality; lacks low-noise BP path and independent control. | Select only for cost-sensitive, non-noise-critical 3.0V-only applications with high-current demand. |
Compared with TPS7A202830PDBVR and NCP1117ST30T3G, the MAX8559ETAJG+ uniquely delivers 300mA dual-rail capability with per-channel shutdown, 32µVRMS noise via BP pin, and 60mV dropout - making it optimal for portable RF and mixed-signal systems where rail independence and noise integrity are mandatory.
Availability
MAX8559ETAJG+ is available at Aetrix Electronics and suitable for notebook computers, wireless LAN cards, digital cameras, and handheld instruments requiring stable component supply, long-lifecycle support, and lead-free compliance.
Supply support for MAX8559ETAJG+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog, mixed-signal, and power-management ICs for demanding industrial, automotive, and portable applications.
The MAX8559 belongs to Maxim's low-noise LDO family engineered for battery-powered systems needing dual independent rails, ultra-low quiescent current, and sub-50µV noise - targeting space-constrained RF and imaging subsystems.
FAQ
What output voltages does the MAX8559ETAJG+ provide?
The MAX8559ETAJG+ provides factory-preset output voltages of 2.85V on OUTA and 3.00V on OUTB. These values are laser-trimmed during production and guaranteed within ±3% over -40°C to +85°C. No external resistors are required, and the outputs cannot be adjusted. The MAX8559ETAJG+ part number specifically denotes this 2.85V/3.00V combination per the Output Voltage Selector Guide in the datasheet.
Does the MAX8559ETAJG+ require an external bypass capacitor on the BP pin?
Yes, the BP pin requires a 0.01µF low-leakage ceramic capacitor to achieve the specified 32µVRMS output noise. Without this capacitor, output noise rises to 254µVRMS. The capacitor must be placed close to the BP pin and GND with short traces. While omitting it reduces solution size, it degrades noise performance significantly - a trade-off only acceptable in non-noise-sensitive applications. The MAX8559ETAJG+ design relies on this BP network for its low-noise claim.
What is the maximum continuous output current per channel for the MAX8559ETAJG+?
The MAX8559ETAJG+ delivers up to 300mA continuous output current per channel (OUTA and OUTB). This rating assumes use of a 4.7µF ceramic output capacitor and proper thermal management - especially critical in the TDFN-EP package, which supports 1.95W power dissipation. At 150mA, a 2.2µF capacitor suffices. Current limiting activates at 310mA (min), protecting the device during short-circuit conditions. The MAX8559ETAJG+ maintains regulation up to this limit without foldback or shutdown.
How does shutdown work on the MAX8559ETAJG+?
The MAX8559ETAJG+ features two independent shutdown inputs: SHDNA controls OUTA, and SHDNB controls OUTB. Driving either pin low disables its respective output and discharges it through a 385Ω internal resistor. Driving both low shuts down the entire IC, reducing total supply current to 0.01µA. Each input has TTL-compatible thresholds (VIH ≥1.6V, VIL ≤0.4V) and draws only 100nA bias current. The MAX8559ETAJG+ does not require external pull-ups; connecting SHDNA/SHDNB to INA/INB enables always-on operation.
What package type is used for the MAX8559ETAJG+?
The MAX8559ETAJG+ is packaged in an 8-pin TDFN-EP (3mm × 3mm, 0.8mm height) with exposed thermal pad. The "+" suffix denotes lead-free (RoHS-compliant) finish. This package differs from the UCSP variant (e.g., MAX8559EBAJG+) and offers higher power dissipation (1951mW vs. 379mW) and easier assembly. The exposed paddle must be soldered to the PCB ground plane to ensure thermal reliability and meet the +160°C thermal-shutdown specification. The MAX8559ETAJG+ pinout matches the standard TDFN top view with pin 1 marked by a "+" sign on lead-free units.
MAX8559ETAJG+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 8-WDFN Exposed Pad
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 2
- Voltage - Input (Max):
- 6.5V
- Voltage - Output (Min/Fixed):
- 2.85V, 3V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.12V @ 100mA, 0.12V @ 100mA
- Current - Output:
- 300mA, 300mA
- Current - Quiescent (Iq):
- 290 µA
- Current - Supply (Max):
- -
- PSRR:
- 70dB ~ 54dB (10kHz ~ 100kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature, Short Circuit
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TDFN-EP (3x3)
MAX8559ETAJG+ FAQ
1.How can I place an order for MAX8559ETAJG+ through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX8559ETAJG+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX8559ETAJG+ reliable?
The price and inventory of MAX8559ETAJG+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX8559ETAJG+ is usually 5 days.
3.What payment methods are accepted for MAX8559ETAJG+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX8559ETAJG+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX8559ETAJG+?
MAX8559ETAJG+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX8559ETAJG+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX8559ETAJG+?
For technical support, including MAX8559ETAJG+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX8559ETAJG+ requirements.
6.How does Aetrix verify that MAX8559ETAJG+ is sourced from the original manufacturer or authorized distributors?
All MAX8559ETAJG+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX8559ETAJG+ meets industry standards.
7.What is the process for return or replacement of MAX8559ETAJG+?
All MAX8559ETAJG+ units undergo pre-shipment inspection (PSI). If there is an issue with MAX8559ETAJG+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX8559ETAJG+ part is unused and in its original packaging.
Return procedure for MAX8559ETAJG+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX8559ETAJG+ Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

