My Inquiry
My Account
Analog Devices Inc./Maxim Integrated MAX864EEE+T
- Part No.:
- MAX864EEE+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Package:
- 16-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
MAX864EEE+T.pdf
- Description:
- IC REG CHARGE PUMP INV DL 16QSOP
- Quantity:
- Payment:
- Shipping:
Inventory:2,947
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX864EEE+T from Maxim Integrated is a CMOS dual-output charge-pump DC-DC converter that generates +2VIN and −2VIN from a single +1.75V to +6.0V input, requires only four external capacitors, delivers up to 20mA output current per rail, features 1µA logic-controlled shutdown, and operates across −40°C to +85°C in a 16-pin QSOP package - used for GaAsFET biasing and split-supply analog circuitry.
For engineers reviewing the MAX864EEE+T datasheet, MAX864EEE+T pinout, MAX864EEE+T application, or MAX864EEE+T equivalent, key selection criteria include input voltage range (+1.75V to +6.0V), selectable pump frequency (7–185kHz), dual-rail output impedance (~55Ω), shutdown quiescent current (≤1µA), and thermal performance in QSOP packaging.
Technical Context
The MAX864EEE+T implements a two-stage charge-pump architecture: first a voltage-doubling stage (C1/C2 flying caps), then an inverting stage (C2/C4) deriving V− from V+. Its internal oscillator supports four discrete frequencies via FC0/FC1 logic inputs, directly trading off capacitor size, supply current, and output ripple.
It is not a regulated device: V+ and V− droop linearly with load due to inherent ~55Ω output resistance per rail (measured at +25°C, VIN = 5V); V− sourcing relies entirely on V+, so total V+ load includes both external draw and V− pump current. Shutdown connects V+ to IN via 22Ω and V− to GND via 6Ω.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | +1.75V to +6.0V - enables direct operation from single Li+ or 2–4 NiCd/NiMH cells without LDO pre-regulation. |
| Output Configuration | Dual unregulated rails: V+ ≈ +2VIN, V− ≈ −2VIN - supports symmetric analog biasing without separate positive/negative supplies. |
| Pump Frequency Range | 7kHz to 185kHz (4 selectable settings) - lower frequencies reduce supply current; higher frequencies allow smaller pump capacitors (e.g., 1µF at 185kHz vs. 33µF at 7kHz). |
| Max Output Current | 20mA per rail (V+ or V−) - sufficient for low-power op-amps, ADCs, LCD bias, and GaAsFET gate control. |
| Shutdown Current | ≤1µA over −40°C to +85°C - enables ultra-low-power sleep modes in portable wireless handsets and battery-backed systems. |
| Output Resistance | ~55Ω at +25°C (VIN = 5V) - defines load regulation: e.g., 10mA load causes ~0.55V droop on V+ or V−. |
| Operating Temperature | −40°C to +85°C - qualified for industrial and automotive cabin-temperature applications requiring extended thermal margin. |
Pinout & Package
MAX864EEE+T is housed in a 16-pin QSOP package (3.99mm × 4.98mm, 0.635mm pitch), occupying the same PCB area as an 8-pin SOIC but providing dual-rail charge-pump functionality with integrated frequency control and shutdown.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| C1+ | Positive terminal of flying boost capacitor | Connects to top plate of C1 during charge phase; critical path for V+ generation; must minimize trace inductance. |
| C1− | Negative terminal of flying boost capacitor | Connects to IN during charge phase; forms first-stage doubler with C1+ and internal switches S1–S4. |
| C2+ | Positive terminal of flying inverting capacitor | Connected to V+ output; transfers charge to C4 to generate V−; high dv/dt node requiring short routing. |
| C2− | Negative terminal of flying inverting capacitor | Ground-referenced node during V− generation phase; ties to GND through internal N-channel switch during discharge. |
| IN | Positive power-supply input | Main input rail (1.75–6.0V); supplies both charge-pump stages; bypass capacitor required near pin. |
| V+ | Boosted positive output | ≈+2VIN under light load; sourced from first-stage doubler; droops ~55Ω × IV+. |
| V− | Inverted negative output | ≈−2VIN under light load; derived from V+ via second-stage inverter; shares current path with V+ load. |
| SHDN | Active-low shutdown control | TTL-compatible input; pulls V+ to IN (22Ω) and V− to GND (6Ω) when low; ≤1µA shutdown current. |
| FC0 / FC1 | Frequency select LSB/MSB | Logic inputs setting pump frequency: 00=7kHz, 01=33kHz, 10=100kHz, 11=185kHz - directly scales capacitor sizing and supply current. |
| GND (Pins 3, 11) | Analog/digital ground reference | Must be connected together and tied to low-impedance ground plane; N.C. pins (9,10,13,14) also recommended for thermal relief. |
Key Features
| Feature | Design Value |
|---|---|
| Dual unregulated ±2× output | Eliminates need for separate positive/negative supplies in analog front-ends, reducing BOM count and board space. |
| Four-frequency programmability | Enables optimization: low frequency (7kHz) for <100µA supply current; high frequency (185kHz) for <2µF ceramic capacitors. |
| 1µA shutdown mode | Extends battery life in standby; V+ and V− are safely clamped to IN and GND respectively, preventing backfeed or latch-up. |
| QSOP-16 footprint compatibility | Same board area as standard 8-pin SOIC - allows drop-in upgrade from single-rail converters without layout redesign. |
| No inductor required | Uses only ceramic or tantalum capacitors (0.47–100µF); avoids EMI, cost, and size penalties of magnetic components. |
Applications
| Low-Voltage GaAsFET Bias | VCO and GaAsFET Supply |
|---|---|
Use Scenario: Biasing gallium arsenide FETs in GSM/EDGE handset power amplifiers where compact size and low quiescent current are critical. IC Role / Device Role / Timing Role: Generates stable +5V and −5V rails from a single 2.7V Li+ cell to set GaAsFET gate voltage and drain bias. Use Value: Enables Class-A/B PA operation with <1µA shutdown leakage, eliminating discrete DC-DC converters and saving >30mm² PCB area. |
Use Scenario: Powering voltage-controlled oscillators and GaAsFET driver stages in RF transceivers requiring clean, low-noise dual supplies. IC Role / Device Role / Timing Role: Provides matched ±VIN rails with minimal cross-coupling; FC0/FC1 configured to 33kHz to avoid interference with IF bands. Use Value: Achieves <26mVp-p ripple at 12mA load (VIN = 3.15V), meeting VCO phase-noise requirements without additional LDO filtering. |
| Split Supply for Data-Acquisition Systems | LCD Panel Bias |
Use Scenario: Generating ±2.5V or ±3.3V rails for 12–16-bit SAR ADCs and precision op-amps in portable data loggers. IC Role / Device Role / Timing Role: Delivers regulated-equivalent performance via low-ESR ceramic reservoir caps (C3/C4); V+ and V− tracked within 5% under 10mA load imbalance. Use Value: Supports 16-bit linearity by limiting output droop to <0.5V at full scale, avoiding gain error in differential input stages. |
Use Scenario: Providing VOFF and VON bias voltages for STN/TN LCD modules in handheld medical devices and industrial HMIs. IC Role / Device Role / Timing Role: Supplies asymmetric ±15V rails (from 3.3V input) using external resistor dividers on V+ and V− outputs. Use Value: Reduces contrast drift over temperature by maintaining <±0.2V tracking error between rails, enabled by matched internal pump topology. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output charge-pump applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX865EUA+ | 8-pin µMAX package (half the board area), identical electrical specs, same −40°C to +85°C rating, but no N.C. pins for thermal enhancement. | Better suited for ultra-space-constrained layouts (e.g., wearables), though thermal dissipation is reduced vs. QSOP. | Select MAX865EUA+ when PCB area is <15mm² and thermal load is <15mW; otherwise MAX864EEE+T offers superior heat spreading via N.C. pins. |
| TPS60403DBVR | TI part with fixed 500kHz frequency, 100mA max V− current, integrated soft-start, but wider input range (1.6–5.5V) and higher quiescent current (65µA active). | Preferred for higher-current analog rails (>20mA) or where fast startup (<1ms) is mandatory; less optimal for sub-100µA battery life targets. | Choose TPS60403DBVR for designs needing >30mA V− drive or immunity to pump-frequency EMI; retain MAX864EEE+T for lowest IQ and frequency flexibility. |
Compared with MAX865EUA+, MAX864EEE+T provides better thermal management in high-ambient environments; compared with TPS60403DBVR, it achieves 65× lower active supply current and user-selectable frequency for ripple/current trade-offs - critical for long-life battery-powered instrumentation.
Availability
MAX864EEE+T is available at Aetrix Electronics and suitable for low-voltage GaAsFET biasing, split-supply data-acquisition systems, and LCD panel bias applications requiring stable component supply across industrial temperature ranges.
Supply support for MAX864EEE+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a U.S.-based semiconductor company specializing in high-performance analog, mixed-signal, and power-management ICs for industrial, communications, and consumer markets.
The MAX864EEE+T belongs to Maxim's legacy charge-pump product line designed specifically for compact, low-quiescent-current dual-rail generation in battery-powered RF and analog systems - emphasizing minimal external components and wide input voltage tolerance.
FAQ
What is the minimum input voltage required for MAX864EEE+T to start up?
The MAX864EEE+T has a minimum start-up voltage of +1.25V, but guaranteed operation begins at +1.75V across the full −40°C to +85°C temperature range. Below +1.75V, output regulation and frequency stability are not assured; for reliable V+ and V− generation from a single Li+ cell, VIN ≥ 2.0V is recommended to maintain margin over discharge.
Can MAX864EEE+T drive loads exceeding 20mA on V−?
While the MAX864EEE+T specifies 20mA as the maximum recommended V− output current, it can source up to 100mA continuously (per Absolute Maximum Ratings) if thermal limits are observed. However, output droop exceeds 1V beyond 20mA due to ~55Ω resistance, and efficiency drops sharply - for >20mA loads, paralleling two MAX864EEE+T devices reduces effective output resistance to ~27.5Ω.
How does frequency selection affect capacitor sizing for MAX864EEE+T?
Frequency selection directly determines optimal pump capacitor values: at 7kHz use 33µF, at 33kHz use 6.8µF, at 100kHz use 2.2µF, and at 185kHz use 1µF (all ceramic). Smaller capacitors increase output ripple and reduce available current; larger values yield diminishing returns on ripple reduction but improve efficiency slightly due to lower ESR contribution.
Is MAX864EEE+T pin-compatible with other Maxim charge pumps like MAX865?
No, MAX864EEE+T is not pin-compatible with MAX865 - the MAX864EEE+T uses a 16-pin QSOP with dedicated N.C., FC0, FC1, and dual GND pins, while MAX865 uses an 8-pin µMAX with shared function pins. Though electrically similar, PCB layout and decoupling networks differ significantly; migration requires full schematic and layout revision.
What happens to V+ and V− during MAX864EEE+T shutdown?
During shutdown (SHDN = LOW), the MAX864EEE+T internally connects V+ to IN through a 22Ω switch and V− to GND through a 6Ω switch. This safely discharges both outputs, prevents back-driving, and limits shutdown supply current to ≤1µA. External loads must tolerate this clamping behavior - for critical hold-up, add external isolation diodes.
MAX864EEE+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 16-SSOP (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Ratiometric
- Output Configuration:
- Positive or Negative
- Topology:
- Charge Pump
- Output Type:
- Fixed
- Number of Outputs:
- 2
- Voltage - Input (Min):
- 1.75V
- Voltage - Input (Max):
- 6V
- Voltage - Output (Min/Fixed):
- -Vin, 2Vin
- Voltage - Output (Max):
- -
- Current - Output:
- 35mA
- Frequency - Switching:
- 185kHz
- Synchronous Rectifier:
- No
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-QSOP
MAX864EEE+T FAQ
1.How can I place an order for MAX864EEE+T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX864EEE+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX864EEE+T reliable?
The price and inventory of MAX864EEE+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX864EEE+T is usually 5 days.
3.What payment methods are accepted for MAX864EEE+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX864EEE+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX864EEE+T?
MAX864EEE+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX864EEE+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX864EEE+T?
For technical support, including MAX864EEE+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX864EEE+T requirements.
6.How does Aetrix verify that MAX864EEE+T is sourced from the original manufacturer or authorized distributors?
All MAX864EEE+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX864EEE+T meets industry standards.
7.What is the process for return or replacement of MAX864EEE+T?
All MAX864EEE+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX864EEE+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX864EEE+T part is unused and in its original packaging.
Return procedure for MAX864EEE+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX864EEE+T Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
