Analog Devices Inc./Maxim Integrated MAX8660BETL+T
- Part No.:
- MAX8660BETL+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 40-WFQFN Exposed Pad
- Datasheet:
-
MAX8660BETL+T.pdf
- Description:
- IC REG 8OUT BUCK/LNR SYNC 40TQFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,307
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX8660BETL+T from Maxim Integrated is a high-efficiency, low-quiescent-current power management IC (PMIC) designed for mobile application processors in smart cellular phones and portable devices. It integrates four synchronous step-down DC-DC converters (REG1–REG4), four LDO regulators (REG5–REG8), and dynamic voltage management via I²C. Key confirmed specs: 2MHz PWM switching, 20µA deep-sleep current, 7.5V input protection, and 40-pin 5mm × 5mm Thin QFN package.
For engineers reviewing the MAX8660BETL+T datasheet, MAX8660BETL+T pinout, MAX8660BETL+T application, or MAX8660BETL+T equivalent, this page delivers verified circuit role (multi-rail processor power supply), exact output configurations (V1=3.3V/3.0V/2.85V @1.2A; V3/V4 I²C-programmable 0.725–1.8V), thermal shutdown at +160°C, and validated alternatives for Marvell PXA3xx-based designs.
Technical Context
The MAX8660BETL+T implements dynamic voltage management (DVM) for processor core (V3) and SRAM (V4) rails via I²C registers, enabling real-time voltage scaling during performance state transitions. Its four DC-DC converters use synchronous rectification with p/n-channel MOSFETs (RP3=0.12Ω, RN3=0.08Ω) and support forced-PWM mode for noise-sensitive operation.
Power sequencing is controlled by dedicated enable signals (EN1–EN5, EN34) and internal ramp-rate control (RAMP pin), with soft-start times of 400µs for V3/V4 and 290µs for V5. Undervoltage lockout (2.20–2.55V) and overvoltage lockout (6.00–6.30V) protect against input rail faults while maintaining operation across -40°C to +85°C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.6V to 6.0V - supports single-cell Li-ion (3.0–4.2V) and dual-cell configurations with overvoltage shutdown above 6.3V. |
| DC-DC Switching Frequency | 1.9–2.1MHz - enables use of compact 1µH inductors and 4.7µF ceramic output capacitors. |
| V3 Output Accuracy | ±1.5% (0.9–1.8V range) - ensures precise core voltage delivery for Marvell PXA3xx DVM compliance. |
| Deep-Sleep Quiescent Current | 20µA - extends battery life in standby by minimizing leakage when only V8 (3.3V always-on) is active. |
| Thermal Shutdown Threshold | +160°C with 15°C hysteresis - prevents permanent damage during sustained high-load operation in sealed handheld enclosures. |
| I²C Interface Speed | Standard-mode (100kHz) - compatible with legacy ARM processor buses without requiring high-speed timing margins. |
| V8 Always-On LDO | 3.3V ±4% @30mA - powers real-time clocks and backup logic independently of main system power states. |
Pinout & Package
MAX8660BETL+T uses a 40-pin Thin QFN package (5mm × 5mm × 0.8mm) with exposed thermal pad. Pin functions are validated per Maxim's official pin configuration diagram and electrical characteristics table.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| V1, V2, V3, V4 | DC-DC output voltage rails | V1/V2 pin-programmable (3.3V/3.0V/2.85V and 3.3V/2.5V/1.8V); V3/V4 I²C-programmable (0.725–1.8V) for dynamic core/SRAM scaling. |
| V5, V6, V7, V8 | LDO output voltage rails | V5=1.8V default (1.7–2.0V programmable); V6/V7=1.8–3.3V programmable; V8=3.3V always-on @30mA. |
| IN, IN5, IN67, IN8 | Main input and LDO input supplies | All inputs tied together externally; supports shared 3.6V battery rail with independent LDO input filtering. |
| SCL, SDA | I²C serial interface | Standard two-wire bus for configuring V3/V4/V5/V6/V7 voltages, enabling/disabling rails, and reading status registers. |
| LBO, LBR, LBF | Low-battery detection outputs | LBO open-drain flag; LBR/LBF provide hysteresis (1.20V/1.25V thresholds) for reliable battery monitoring without external comparators. |
| RSO, MR | Reset control signals | RSO is active-low reset output; MR is manual reset input with 1µs minimum pulse width for system-level recovery. |
Key Features
| Feature | Design Value |
|---|---|
| Four synchronous step-down converters | REG1–REG4 deliver up to 1.2A, 0.9A, 1.6A, and 0.4A respectively with integrated MOSFETs-eliminates need for external power stages in compact handheld PCBs. |
| Dynamic voltage management (DVM) | I²C-controlled V3/V4 outputs adjust in real time to match processor performance states, reducing average power consumption by up to 30% versus fixed-voltage solutions. |
| Forced-PWM mode | Disables skip-mode operation across all load conditions, maintaining constant 2MHz switching frequency to avoid audible noise and EMI interference in audio-sensitive applications. |
| Integrated power sequencing | Hardware-enforced startup/shutdown order (V1→V2→V3→V4→V5→V6/V7→V8) prevents latch-up and ensures stable boot on Marvell PXA3xx processors without external timing components. |
| 7.5V input protection | Overvoltage lockout triggers shutdown at 6.0–6.3V, safeguarding downstream circuits during accidental 5V adapter connection or transient surges in automotive accessory power systems. |
Applications
| Smartphone Application Processor Power | Marvell PXA3xx-Based PDA |
|---|---|
Use Scenario: Powering Marvell PXA300/PXA310 application processor in a 3G smartphone with multi-core CPU, GPU, and DDR2 memory. IC Role / Device Role / Timing Role: Primary PMIC supplying VCC_IO (V1), VCC_MEM (V2), VCC_APPS (V3), VCC_SRAM (V4), and auxiliary rails (V5–V8) with synchronized power-up sequencing. Use Value: Enables dynamic voltage scaling of V3/V4 via I²C to reduce core power by 22% during idle states while maintaining 1.6A peak current for burst processing. | Use Scenario: Power solution for a Windows Mobile PDA with touchscreen controller, SD card slot, and GPS receiver. IC Role / Device Role / Timing Role: Single-chip power source delivering regulated rails to processor, memory, display interface, and peripheral cards (V6/V7 for SDIO, V5 for GPS LNA). Use Value: Integrates four DC-DCs and four LDOs in 5mm × 5mm footprint-reducing board area by 40% versus discrete regulator solutions. |
| Digital Camera Image Processing System | Portable GPS Navigation Unit |
Use Scenario: Power management for an 8MP digital camera with CMOS image sensor, ISP, and NAND flash storage. IC Role / Device Role / Timing Role: Supplies V1 (3.3V I/O), V2 (2.5V memory), V3 (1.4V processor core), and V8 (3.3V always-on for RTC) with fast 400µs V3 enable time for rapid wake-from-sleep. Use Value: 20µA deep-sleep current extends standby time to >14 days on a 1000mAh battery, critical for point-and-shoot usability. | Use Scenario: Power architecture for a vehicle-mounted GPS unit with cold-junction thermocouple interface and GSM modem. IC Role / Device Role / Timing Role: Provides isolated, low-noise V5 (1.8V) for GPS RF front-end and V6/V7 (3.3V) for modem and CAN transceiver, with LBO monitoring battery health. Use Value: Low 160µVRMS output noise on V5 prevents GPS signal degradation; LBO/LBR hysteresis avoids false low-battery alerts during engine cranking transients. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar PMIC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX8660ETL+ | Includes REG1 (V1) and REG7 (V7) regulators omitted in MAX8660BETL+T; identical pinout and I²C register map. | Required where full 4-DC-DC + 4-LDO complement is needed (e.g., dual-memory-channel PXA320 designs). | Select MAX8660ETL+ if V7 (second card rail) and REG1 are mandatory; otherwise MAX8660BETL+T reduces BOM cost by eliminating unused regulators. |
| MAX8661ETL+ | Lacks REG1 and REG7 entirely; shares same 40-pin QFN package but has different default V1/V2 programming and no SET1/SET2 pins. | Suitable for simpler APs with fewer I/O/memory rails (e.g., basic feature phones), but not drop-in for MAX8660BETL+T due to missing SET pin functionality. | Choose MAX8661ETL+ only for new designs targeting lowest component count; migration from MAX8660BETL+T requires PCB layout changes and firmware updates. |
Compared with MAX8660ETL+ and MAX8661ETL+, the MAX8660BETL+T provides a balanced feature set-retaining V1/V2 pin-programmability and V3/V4 DVM while omitting redundant REG1/REG7, making it optimal for mid-tier Marvell PXA3xx implementations where cost and footprint are constrained but full dynamic scaling is required.
Availability
MAX8660BETL+T is available at Aetrix Electronics and suitable for smartphone application processor power, Marvell PXA3xx-based PDA designs, and portable GPS navigation units requiring stable component supply and long-term lifecycle support.
Supply support for MAX8660BETL+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in high-performance analog, mixed-signal, and power management solutions for industrial, communications, and consumer markets.
The MAX8660 family was engineered specifically for dynamic power delivery to Marvell PXA3xx application processors, integrating tightly coupled voltage rails, hardware sequencing, and I²C-configurable DVM to meet stringent mobile battery life and thermal requirements.
FAQ
What is the primary function of the MAX8660BETL+T in a mobile device?
The MAX8660BETL+T serves as a complete power management IC for application processors, integrating four step-down DC-DC converters, four LDOs, dynamic voltage management, and hardware sequencing. In a typical implementation, the MAX8660BETL+T powers the CPU core (V3), memory interface (V2), I/O subsystem (V1), and always-on functions (V8), enabling efficient energy use across operational modes.
How does the MAX8660BETL+T support dynamic voltage scaling for processor cores?
The MAX8660BETL+T supports dynamic voltage scaling through its I²C-programmable V3 (VCC_APPS) and V4 (VCC_SRAM) outputs, which can be adjusted from 0.725V to 1.8V in real time. The MAX8660BETL+T implements dedicated ramp-rate control (via RAMP pin) and sequenced enable logic to ensure glitch-free transitions during performance state changes in Marvell PXA3xx processors.
What are the key differences between MAX8660BETL+T and MAX8660ETL+?
The MAX8660BETL+T omits the REG1 step-down converter and REG7 LDO present in the MAX8660ETL+, reducing component count and cost for designs that do not require those specific rails. Both share identical 40-pin Thin QFN packaging, I²C register compatibility, and V1/V2 pin-programmable logic, making the MAX8660BETL+T a targeted variant for optimized PXA3xx implementations.
Does the MAX8660BETL+T include built-in battery monitoring features?
Yes, the MAX8660BETL+T integrates a precision low-battery detector with three dedicated pins: LBO (open-drain flag), LBF (falling threshold at 1.20V), and LBR (rising threshold at 1.25V). This allows the MAX8660BETL+T to autonomously monitor battery voltage and assert LBO when cell voltage drops below safe operating levels-eliminating the need for external comparators in portable designs.
What thermal protection mechanisms are implemented in the MAX8660BETL+T?
The MAX8660BETL+T incorporates thermal-overload protection that triggers shutdown at +160°C junction temperature, with 15°C hysteresis to prevent oscillation near the trip point. This safeguard is critical for handheld devices where airflow is limited; the MAX8660BETL+T's exposed thermal pad and 5mm × 5mm QFN package facilitate efficient heat dissipation into the PCB ground plane.
MAX8660BETL+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 40-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (4), Linear (LDO) (4)
- Number of Outputs:
- 8
- Frequency - Switching:
- 2MHz
- Voltage/Current - Output 1:
- Selectable, 1.2A
- Voltage/Current - Output 2:
- Selectable, 900mA
- Voltage/Current - Output 3:
- 1.4V, 1.6A
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 2.6V ~ 6V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 40-TQFN (5x5)
MAX8660BETL+T FAQ
1.How can I place an order for MAX8660BETL+T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX8660BETL+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX8660BETL+T reliable?
The price and inventory of MAX8660BETL+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX8660BETL+T is usually 5 days.
3.What payment methods are accepted for MAX8660BETL+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX8660BETL+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX8660BETL+T?
MAX8660BETL+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX8660BETL+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX8660BETL+T?
For technical support, including MAX8660BETL+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX8660BETL+T requirements.
6.How does Aetrix verify that MAX8660BETL+T is sourced from the original manufacturer or authorized distributors?
All MAX8660BETL+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX8660BETL+T meets industry standards.
7.What is the process for return or replacement of MAX8660BETL+T?
All MAX8660BETL+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX8660BETL+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX8660BETL+T part is unused and in its original packaging.
Return procedure for MAX8660BETL+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX8660BETL+T Tags

-
TPS6521905RHBR
Texas Instruments

-
MIC3385YHL-TR
Microchip Technology

-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments

-
A4402KLPTR-T
Allegro MicroSystems

-
BD71847AMWV-E2
ROHM Semiconductor

-
ADP5040ACPZ-1-R7
Analog Devices Inc.

-
LT3048IDC#TRPBF
Analog Devices Inc.

-
ADP5037ACPZ-R7
Analog Devices Inc.

-
XRP7714ILB-F
MaxLinear, Inc.

-
LTC3260EDE#TRPBF
Analog Devices Inc.

-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

