Analog Devices Inc./Maxim Integrated MAX8668ETEP+
- Part No.:
- MAX8668ETEP+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 16-WFQFN Exposed Pad
- Datasheet:
-
MAX8668ETEP+.pdf
- Description:
- IC REG QUAD BUCK/LNR SYNC 16TQFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,896
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX8668ETEP+ from Maxim Integrated is a dual step-down DC-DC converter with dual low-noise LDO regulators, designed to power microprocessors and DSPs in portable electronics. It delivers 600mA on OUT1 and 1200mA on OUT2 with adjustable output voltages from 0.6V to 3.3V, operates at 1.5MHz hysteretic-PWM, and achieves 100µA no-load supply current with all outputs enabled - enabling compact, high-efficiency power delivery in smartphones and digital cameras.
For engineers reviewing the MAX8668ETEP+ datasheet, MAX8668ETEP+ pinout, MAX8668ETEP+ application, or MAX8668ETEP+ equivalent, key selection criteria include guaranteed output current per rail, input voltage ranges (IN12: 2.6–5.5V; IN34: 1.7–5.5V), individual enable control per regulator, LDO dropout voltage (≤250mV @ 300mA), and thermal shutdown threshold (+160°C).
Technical Context
The MAX8668ETEP+ integrates two synchronous step-down converters using a proprietary hysteretic-PWM architecture operating at 1.5MHz, enabling ultra-small external components (e.g., 2.2µH inductors) and fast transient response. Each buck stage features p-channel high-side switches (RDS(ON) ≤ 0.6Ω for OUT1, ≤ 0.27Ω for OUT2) and valley-current limiting (1200mA min for OUT2, 600mA min for OUT1).
It also includes two independent LDOs (OUT3/OUT4), each delivering up to 300mA with 20µA quiescent current, 75µVRMS output noise (100Hz–100kHz), and operation down to 1.7V input. All four regulators feature individual enables (EN1–EN4), soft-start (100µs for LDOs, variable for bucks), and separate power-ground pins (PGND1/PGND2) for optimal noise isolation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Configuration | Dual adjustable buck (OUT1/OUT2) + dual fixed LDO (OUT3/OUT4); supports independent sequencing via EN1–EN4. |
| OUT1/OUT2 Voltage Range | 0.6V to 3.3V (adjustable via FB1/FB2 resistive divider); enables precise core/DSP rail targeting. |
| Guaranteed Output Current | 600mA on OUT1, 1200mA on OUT2; sufficient for ARM Cortex-A/M cores and memory I/O rails. |
| Switching Frequency | 1.5MHz fixed-frequency hysteretic-PWM; allows use of tiny 0805-size 2.2µH inductors and reduces EMI filtering burden. |
| No-Load Supply Current | 100µA typical with all four regulators enabled; critical for battery runtime in standby modes. |
| LDO Dropout Voltage | ≤250mV at 300mA load; ensures stable 2.8V/3.3V LDO outputs even with aging Li-ion batteries (~3.2V min). |
| Thermal Shutdown | Triggers at +160°C junction temperature with 15°C hysteresis; provides robust fault protection during sustained overload. |
Pinout & Package
MAX8668ETEP+ is housed in a 3mm × 3mm, 16-pin thin QFN package with exposed paddle (EP) that must be connected to GND, PGND1, and PGND2 for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (EN3) | Enable input for LDO OUT3 | Active-high logic; tie to IN34 or drive externally to control power-up timing of peripheral rails. |
| 2 (OUT3) | LDO3 output | Delivers factory-set voltage (e.g., 2.8V) up to 300mA; requires 4.7µF ceramic bypass to GND. |
| 3 (IN34) | Input supply for LDO3/LDO4 | Accepts 1.7V–5.5V; must be ≤ VIN12; decoupled with ≥4.7µF ceramic capacitor. |
| 4 (OUT4) | LDO4 output | Factory-set output (e.g., 2.8V or 3.3V); same bypass and load requirements as OUT3. |
| 5 (EN4) | Enable input for LDO OUT4 | Independent control for second LDO; enables flexible power sequencing in multi-rail systems. |
| 6 (GND) | Analog ground reference | Signal return for REF, FB1, FB2, and logic inputs; must be low-impedance connection to system ground plane. |
| 7 (REF) | Internal 0.6V reference output | Bypassed with 0.01µF ceramic cap; used as precision feedback reference for OUT1/OUT2 voltage setting. |
| 8 (FB2) | Feedback input for buck OUT2 | Connects to resistor divider between OUT2 and GND; sets regulated output voltage (0.6V × (1 + R1/R2)). |
| 9 (PGND2) | Power ground for buck OUT2 | High-current return path for LX2 switching node; must be routed separately from AGND to minimize noise coupling. |
| 10 (LX2) | Switch node for buck OUT2 | Connects to inductor and synchronous rectifier; requires short, low-inductance trace to minimize ringing and EMI. |
| 11 (IN12) | Input supply for buck OUT1/OUT2 | 2.6V–5.5V range; must be ≥ VIN34; decoupled with ≥10µF ceramic capacitor near pin. |
| 12 (LX1) | Switch node for buck OUT1 | Same layout rules as LX2; dedicated inductor connection for first buck stage. |
| 13 (PGND1) | Power ground for buck OUT1 | Isolated return for LX1 current; prevents cross-talk between buck stages. |
| 14 (FB1) | Feedback input for buck OUT1 | Configures OUT1 voltage identically to FB2; supports voltage positioning via optional LX-sensing network. |
| 15 (EN1) | Enable input for buck OUT1 | Starts soft-start sequence for primary core rail; tPWRON = 25µs when exiting shutdown. |
| 16 (EN2) | Enable input for buck OUT2 | Enables secondary buck rail independently; tEN = 15µs for subsequent enables after initial power-up. |
| EP | Exposed thermal paddle | Must be soldered to PCB ground plane; essential for thermal dissipation (θJA ≈ 48°C/W). |
Key Features
| Feature | Design Value |
|---|---|
| 1.5MHz hysteretic-PWM control | Enables use of 2.2µH chip inductors (0805 size), reducing board area by >40% vs. lower-frequency alternatives. |
| Voltage positioning support (via FB1/FB2) | Allows intentional output droop matching inductor DCR, reducing peak-to-peak transient deviation and total output capacitance by up to 30%. |
| Individual enable inputs (EN1–EN4) | Permits precise power sequencing (e.g., LDOs before bucks, or core before I/O) without external logic or timers. |
| Ultra-low-noise LDOs (75µVRMS) | Meets stringent noise requirements for RF transceivers and high-speed ADCs powered from OUT3/OUT4. |
| Thermal shutdown with hysteresis | +160°C trip with 15°C hysteresis ensures safe recovery after overload without oscillation or latch-up. |
| Low 100µA no-load current (all rails) | Extends battery life in always-on applications like sensor hubs or Bluetooth LE peripherals. |
Applications
| Smartphone Application | Digital Camera Application |
|---|---|
Use Scenario: Powering application processor (core, I/O, memory) and image sensor interface in a slim smartphone form factor. IC Role / Device Role / Timing Role: MAX8668ETEP+ supplies 1.2V/1.8V buck rails to CPU/GPU and 2.8V/3.3V LDO rails to camera module and RF front-end. Use Value: 1.5MHz switching minimizes inductor size; individual EN pins allow staggered startup to avoid inrush current exceeding battery protection limits. | Use Scenario: Providing clean, sequenced power to CMOS image sensor, ISP, and SD card interface in a compact digital camera. IC Role / Device Role / Timing Role: MAX8668ETEP+ delivers low-noise 2.8V LDO power to image sensor analog block and adjustable 1.2V buck to digital ISP core. Use Value: 75µVRMS LDO noise prevents fixed-pattern noise in captured images; voltage positioning reduces required bulk capacitance on sensor rail. |
| Portable Media Player | Handheld Test Instrument |
Use Scenario: Power management for audio codec, NAND flash, and display driver in an MP3/DVD player. IC Role / Device Role / Timing Role: MAX8668ETEP+ generates 3.3V LDO for display logic, 1.8V buck for NAND I/O, and 1.2V buck for audio DSP core. Use Value: 100µA no-load current extends playback time in pause mode; independent enables allow display power-down while keeping audio active. | Use Scenario: Multi-rail power for precision ADC, microcontroller, and LCD in a battery-operated handheld multimeter or oscilloscope. IC Role / Device Role / Timing Role: MAX8668ETEP+ supplies 5.0V-equivalent LDO rail (via boost + LDO), 3.3V MCU rail, and 1.2V analog reference rail with tight regulation. Use Value: 0.6V feedback reference enables accurate voltage positioning; thermal shutdown protects against probe short-circuit faults. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-buck + dual-LDO power management applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65023RGZR | Triple buck + single LDO; 2.25MHz switching; no voltage positioning; higher quiescent current (250µA all-on). | Targets OMAP3-based designs requiring three core rails; lacks LDO noise performance for RF/analog blocks. | Select when needing third buck rail and can accept higher noise and lower light-load efficiency. |
| ADP5022ACPZ-2-R7 | Dual buck + dual LDO; 3MHz switching; fixed 1.2V/1.8V bucks; no adjustable outputs; 120µA no-load current. | Optimized for fixed-voltage FPGA/ASIC platforms; no FB pin access limits flexibility in custom voltage scaling. | Select for drop-in replacement in designs already using ADI's 1.2V/1.8V reference configuration. |
Compared with TPS65023RGZR and ADP5022ACPZ-2-R7, the MAX8668ETEP+ uniquely combines adjustable buck outputs (0.6V–3.3V), voltage positioning capability, and industry-leading 100µA no-load current - making it optimal for next-generation portable devices requiring both flexibility and battery longevity.
Availability
MAX8668ETEP+ is available at Aetrix Electronics and suitable for smartphone, digital camera, portable media player, and handheld instrument applications requiring stable component supply, long-term lifecycle support, and consistent parametric performance across production batches.
Supply support for MAX8668ETEP+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in high-performance analog, mixed-signal, and power management ICs for industrial, automotive, communications, and consumer markets.
The MAX8667/MAX8668 product line was engineered specifically for space-constrained portable electronics, integrating dual high-efficiency buck converters and dual low-noise LDOs with independent enable control to simplify multi-rail power design.
FAQ
What is the maximum input voltage rating for the MAX8668ETEP+ step-down regulators?
The MAX8668ETEP+ step-down regulators (OUT1 and OUT2) have an absolute maximum input voltage rating of +6.0V on IN12, but the recommended operating range is 2.6V to 5.5V. Exceeding 5.5V may trigger overvoltage protection or cause permanent damage. The IN34 supply for LDOs is rated up to +6.0V relative to GND but must remain ≤ VIN12 and within 1.7V–5.5V for normal operation. Always observe the 0.3V negative tolerance limit on all pins.
Can the MAX8668ETEP+ support voltage positioning on both buck outputs simultaneously?
Yes, the MAX8668ETEP+ supports voltage positioning on both OUT1 and OUT2 via separate FB1 and FB2 pins. Each feedback node can be configured with a three-resistor network (R1/R2/R6) to sense voltage at the LX node, enabling programmable droop proportional to load current and inductor DCR. This reduces output voltage deviation during load transients and lowers total output capacitance requirements for both rails independently.
What is the thermal resistance (θJA) of the MAX8668ETEP+ in its 3mm × 3mm QFN package?
The MAX8668ETEP+ has a typical junction-to-ambient thermal resistance (θJA) of 48°C/W when mounted on a standard 4-layer PCB with the exposed paddle fully soldered to a 1-inch² copper pour. This value assumes 2 oz. copper, internal ground/power planes, and no additional heatsinking. For continuous 1.2A operation on OUT2, die temperature rise is ~58°C above ambient - well below the +150°C max junction limit under typical conditions.
Does the MAX8668ETEP+ require external compensation components for stability?
No, the MAX8668ETEP+ uses a hysteretic-PWM control architecture that is inherently stable and does not require external compensation components. Its 1.5MHz fixed-frequency operation and internal error amplifier eliminate the need for loop compensation networks (e.g., type-II/III compensators), simplifying design and reducing BOM count. Stability is maintained across all load and input conditions specified in the datasheet.
How does the MAX8668ETEP+ handle power sequencing between its four regulated outputs?
The MAX8668ETEP+ provides full power sequencing control through four independent enable inputs (EN1–EN4). Each regulator starts soft-start only when its respective EN pin is driven high; the first enable after shutdown incurs a longer tPWRON (25µs for bucks, 45µs for LDOs), while subsequent enables use shorter tEN (15µs/35µs). This allows designers to implement arbitrary sequencing - e.g., enabling LDOs before bucks, or powering core before I/O - without external timers or supervisors.
MAX8668ETEP+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 16-WFQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (2), Linear (LDO) (2)
- Number of Outputs:
- 4
- Frequency - Switching:
- 1.5MHz
- Voltage/Current - Output 1:
- 0.6V ~ 3.3V, 600mA
- Voltage/Current - Output 2:
- 0.6V ~ 3.3V, 1.2A
- Voltage/Current - Output 3:
- 3.3V, 300mA
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 2.6V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TQFN (3x3)
MAX8668ETEP+ FAQ
1.How can I place an order for MAX8668ETEP+ through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX8668ETEP+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX8668ETEP+ reliable?
The price and inventory of MAX8668ETEP+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX8668ETEP+ is usually 5 days.
3.What payment methods are accepted for MAX8668ETEP+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX8668ETEP+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX8668ETEP+?
MAX8668ETEP+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX8668ETEP+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX8668ETEP+?
For technical support, including MAX8668ETEP+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX8668ETEP+ requirements.
6.How does Aetrix verify that MAX8668ETEP+ is sourced from the original manufacturer or authorized distributors?
All MAX8668ETEP+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX8668ETEP+ meets industry standards.
7.What is the process for return or replacement of MAX8668ETEP+?
All MAX8668ETEP+ units undergo pre-shipment inspection (PSI). If there is an issue with MAX8668ETEP+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX8668ETEP+ part is unused and in its original packaging.
Return procedure for MAX8668ETEP+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX8668ETEP+ Tags

-
TPS6521905RHBR
Texas Instruments

-
MIC3385YHL-TR
Microchip Technology

-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments

-
A4402KLPTR-T
Allegro MicroSystems

-
BD71847AMWV-E2
ROHM Semiconductor

-
ADP5040ACPZ-1-R7
Analog Devices Inc.

-
LT3048IDC#TRPBF
Analog Devices Inc.

-
ADP5037ACPZ-R7
Analog Devices Inc.

-
XRP7714ILB-F
MaxLinear, Inc.

-
LTC3260EDE#TRPBF
Analog Devices Inc.

-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

