My Inquiry
My Account
Analog Devices Inc./Maxim Integrated MAX8668ETEU+T
- Part No.:
- MAX8668ETEU+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 16-WFQFN Exposed Pad
- Datasheet:
-
MAX8668ETEU+T.pdf
- Description:
- IC REG QUAD BUCK/LNR SYNC 16TQFN
- Quantity:
- Payment:
- Shipping:
Inventory:4,699
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX8668ETEU+T from Maxim Integrated is a dual step-down DC-DC converter with dual low-noise LDO regulators, designed to power microprocessors and DSPs in portable electronics. It delivers 600mA on OUT1 and 1200mA on OUT2, supports adjustable output voltages from 0.6V to 3.3V, operates at 1.5MHz, and achieves 100µA no-load supply current with all regulators enabled - enabling compact, high-efficiency power delivery in smartphones and digital cameras.
For engineers reviewing the MAX8668ETEU+T datasheet, MAX8668ETEU+T pinout, MAX8668ETEU+T application, or MAX8668ETEU+T equivalent, key selection criteria include its dual adjustable buck topology, individual enable inputs per regulator, 1.5MHz hysteretic-PWM control, LDO dropout down to 1.7V input, and thermal shutdown at +160°C - all in a 3mm × 3mm thin QFN package.
Technical Context
The MAX8668ETEU+T integrates two synchronous step-down converters using a proprietary hysteretic-PWM architecture that maintains ~1.5MHz switching frequency across load range, minimizing external inductor size (2.2µH typical) and reducing no-load current. Each buck stage features p-channel high-side switch and n-channel synchronous rectifier, with peak current limiting (900mA/1667mA typ) and valley-current overload protection.
Its dual LDOs (OUT3/OUT4) operate from 1.7V–5.5V input, deliver 300mA each, and provide low-noise regulation (75µVRMS) with 57dB PSRR below 1kHz. Voltage positioning via FB1/FB2 feedback enables optimized transient response by matching output droop to inductor DCR - a feature exclusive to the MAX8668 variant and not present in factory-preset MAX8667.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Switching Frequency | 1.5MHz fixed-frequency hysteretic-PWM - enables use of tiny 2.2µH chip inductors and reduces EMI filtering burden. |
| OUT1 Output Current | 600mA guaranteed - sufficient for core voltage of low-power ARM Cortex-M or DSP subsystems. |
| OUT2 Output Current | 1200mA guaranteed - supports memory I/O or GPU rail in portable applications. |
| Adjustable Output Range | 0.6V to 3.3V (MAX8668 only) - covers DDR termination, core, and I/O voltages with single device. |
| No-Load Supply Current | 100µA typ with all four regulators enabled - extends battery life in always-on standby modes. |
| LDO Dropout Voltage | 250mV max at 300mA - allows operation from single-cell Li-ion (3.0V min) while regulating 2.75V outputs. |
| Thermal Shutdown | +160°C threshold with 15°C hysteresis - provides self-recovery protection during sustained overload or poor PCB heatsinking. |
Pinout & Package
MAX8668ETEU+T is housed in a 16-pin, 3mm × 3mm thin QFN package with exposed paddle (EP), rated for -40°C to +85°C operation. The EP must be soldered to GND/PGND1/PGND2 for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| EN1, EN2, EN3, EN4 | Independent enable inputs | Allow precise power sequencing - e.g., enable LDOs before bucks, or stagger startup to limit inrush. |
| FB1, FB2 | Feedback inputs for OUT1/OUT2 | Accept resistor dividers to set 0.6V–3.3V outputs; support voltage positioning via LX-sensing configuration. |
| IN12 | Main input for buck regulators | 2.6V–5.5V supply; must be ≥ VIN34; requires ≥10µF ceramic bypass for stability and noise suppression. |
| IN34 | Input for LDO regulators | 1.7V–5.5V supply; must be ≤ VIN12; requires ≥4.7µF ceramic bypass to maintain PSRR and transient response. |
| LX1, LX2 | Switch node connections | Drive external 2.2µH inductors; internal clamp diodes to GND/IN12 require careful layout to avoid exceeding package dissipation. |
| PGND1, PGND2 | Power ground returns | Separate low-impedance paths for buck stages - must be tied to EP and system GND under IC body. |
| OUT1, OUT2 | Buck output terminals | Direct connection points for output capacitors; OUT1/OUT2 pins double as FB inputs in non-adjustable mode (MAX8667). |
| OUT3, OUT4 | LDO output terminals | Factory-set outputs (e.g., 2.8V/2.8V); each requires 4.7µF ceramic bypass to GND for noise control. |
| REF | Internal 0.6V reference output | Bypass with 0.01µF ceramic capacitor - critical for FB accuracy and loop stability. |
| GND | Analog ground reference | Return for REF, FB comparators, and bias circuitry; must be star-connected to PGNDs at EP. |
Key Features
| Feature | Design Value |
|---|---|
| Voltage positioning via FB network | Enables matched load droop to inductor DCR - reduces required output capacitance by up to 30% and improves transient undershoot/overshoot balance. |
| Individual enable inputs per regulator | Supports arbitrary power-up/down sequencing (e.g., LDOs first, then bucks) without external logic - essential for SoC compliance with AVS or dynamic voltage scaling. |
| Ultra-low no-load current (100µA) | Minimizes quiescent drain in sleep states - enables >1-week standby in battery-powered instrumentation with multiple regulated rails. |
| Synchronous rectification | Eliminates need for external Schottky diodes - improves light-load efficiency by 8–12% vs. asynchronous designs and reduces thermal footprint. |
| 1.5MHz fixed-frequency operation | Permits use of small 0805-size 2.2µH inductors - cuts board area by ~40% vs. 500kHz solutions while maintaining <10mVpp ripple at full load. |
Applications
| Smartphone Application | Digital Camera Application |
|---|---|
Use Scenario: Powering application processor core (ARM A-series), memory I/O, and camera interface in multi-rail smartphone platforms. IC Role / Device Role / Timing Role: Dual-buck + dual-LDO PMIC providing independent, sequenced 1.2V (core), 1.8V (memory), 2.8V (sensor I/O), and 2.8V (ISP) rails. Use Value: 100µA no-load current extends standby time; voltage positioning minimizes 1.2V rail droop during CPU burst loads, avoiding brownout resets. | Use Scenario: Supplying image sensor analog front-end, ISP core, SD card interface, and LCD backlight driver in compact digital cameras. IC Role / Device Role / Timing Role: Single-chip solution delivering 1.2V (sensor analog), 1.8V (ISP digital), 2.8V (SDIO), and 3.3V (backlight logic) with independent enable timing. Use Value: 75µVRMS LDO noise ensures clean analog supply for 12-bit ADCs; 1.5MHz switching avoids interference in video bandwidth (0–27MHz). |
| Portable MP3 Player Application | Handheld Instrument Application |
Use Scenario: Regulating audio codec, flash memory, display controller, and USB PHY in battery-operated audio players. IC Role / Device Role / Timing Role: Four-rail power management with soft-start ramp times (15–45µs) preventing pop/click in audio path during power-up. Use Value: 25µA per-LDO quiescent current enables >30-hour playback on 800mAh Li-ion; 57dB PSRR suppresses USB noise coupling into DAC supply. | Use Scenario: Powering precision ADC, microcontroller, LCD segment driver, and RS-232 transceiver in field-deployable test equipment. IC Role / Device Role / Timing Role: High-accuracy, low-noise PMIC supplying 3.3V (MCU), 2.5V (ADC ref), 1.8V (LCD), and 5.0V (RS-232 charge pump) from single Li-ion cell. Use Value: 0.6V reference output (±1.5% accuracy) enables direct use as ADC reference; ±3% LDO output accuracy meets 16-bit measurement requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-buck + dual-LDO power management applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65023RGZR | Triple buck + dual LDO; 3MHz switching; no voltage positioning; requires external compensation. | Higher integration for multi-core SoCs; lacks MAX8668ETEU+T's optimized light-load efficiency and LDO noise performance. | Select when needing third buck rail or higher switching frequency; avoid if LDO noise <100µVRMS or voltage positioning is required. |
| RT8059ZSP | Dual buck only (no integrated LDOs); 2MHz; 1.2V–3.3V adjustable; lower current (600mA/600mA). | Requires external LDOs for low-noise analog rails; smaller footprint but increases BOM count and layout complexity. | Select when LDOs are unnecessary or can be added externally; avoid when space-constrained and analog rail noise is critical. |
Compared with TPS65023RGZR and RT8059ZSP, the MAX8668ETEU+T uniquely combines adjustable dual bucks with low-noise dual LDOs, voltage positioning, and ultra-low 100µA no-load current - making it optimal for portable devices where analog integrity, battery life, and board area are simultaneously constrained.
Availability
MAX8668ETEU+T is available at Aetrix Electronics and suitable for smartphone power management, digital camera subsystems, portable audio players, handheld instrumentation, and PCMCIA card designs requiring stable component supply and long-term production continuity.
Supply support for MAX8668ETEU+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a leader in precision analog, mixed-signal, and power management ICs, serving automotive, industrial, communications, and consumer markets with high-reliability solutions.
The MAX8668ETEU+T belongs to Maxim's portable power management product line, engineered specifically for space-constrained, battery-powered devices demanding high efficiency, low noise, and flexible rail sequencing - such as next-generation smartphones and imaging systems.
FAQ
What is the maximum input voltage for the buck regulators in MAX8668ETEU+T?
The MAX8668ETEU+T buck regulators (OUT1 and OUT2) accept an input voltage range of 2.6V to 5.5V on the IN12 pin. This supply must be greater than or equal to the LDO input voltage (VIN34). Exceeding 5.5V risks permanent damage, as absolute maximum rating for IN12 is +6.0V relative to GND.
Can MAX8668ETEU+T generate 1.2V and 1.8V outputs simultaneously?
Yes, the MAX8668ETEU+T can independently generate 1.2V on OUT1 and 1.8V on OUT2 using external resistor dividers on FB1 and FB2. Its 0.6V internal reference and voltage positioning capability ensure tight regulation and robust transient response at both outputs under dynamic load conditions.
Does MAX8668ETEU+T support power sequencing between its four outputs?
Yes, MAX8668ETEU+T provides four independent enable inputs (EN1–EN4), allowing full control over startup and shutdown order. For example, EN3/EN4 can be asserted before EN1/EN2 to power LDO rails first - satisfying strict SoC sequencing requirements without external timers or logic.
What is the purpose of the REF pin on MAX8668ETEU+T?
REF is the buffered 0.6V internal reference output of MAX8668ETEU+T. It must be bypassed with a 0.01µF ceramic capacitor to GND to stabilize the feedback loops of OUT1 and OUT2. Using REF as an external ADC reference is possible due to its ±1.5% accuracy and low temperature drift.
How does voltage positioning work on MAX8668ETEU+T, and why is it beneficial?
Voltage positioning in MAX8668ETEU+T uses the FB1/FB2 network to sense voltage at the LX node, causing intentional output droop proportional to load current and inductor DCR. This matches transient load behavior, reducing peak-to-peak voltage deviation and lowering required output capacitance - a design advantage absent in MAX8667 and most competing PMICs.
MAX8668ETEU+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 16-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (2), Linear (LDO) (2)
- Number of Outputs:
- 4
- Frequency - Switching:
- 1.5MHz
- Voltage/Current - Output 1:
- 0.6V ~ 3.3V, 600mA
- Voltage/Current - Output 2:
- 0.6V ~ 3.3V, 1.2A
- Voltage/Current - Output 3:
- 3.3V, 300mA
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 2.6V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TQFN (3x3)
MAX8668ETEU+T FAQ
1.How can I place an order for MAX8668ETEU+T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX8668ETEU+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX8668ETEU+T reliable?
The price and inventory of MAX8668ETEU+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX8668ETEU+T is usually 5 days.
3.What payment methods are accepted for MAX8668ETEU+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX8668ETEU+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX8668ETEU+T?
MAX8668ETEU+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX8668ETEU+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX8668ETEU+T?
For technical support, including MAX8668ETEU+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX8668ETEU+T requirements.
6.How does Aetrix verify that MAX8668ETEU+T is sourced from the original manufacturer or authorized distributors?
All MAX8668ETEU+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX8668ETEU+T meets industry standards.
7.What is the process for return or replacement of MAX8668ETEU+T?
All MAX8668ETEU+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX8668ETEU+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX8668ETEU+T part is unused and in its original packaging.
Return procedure for MAX8668ETEU+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX8668ETEU+T Tags
-
TPS6521905RHBR
Texas Instruments
-
MIC3385YHL-TR
Microchip Technology
-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments
-
A4402KLPTR-T
Allegro MicroSystems
-
BD71847AMWV-E2
ROHM Semiconductor
-
ADP5040ACPZ-1-R7
Analog Devices Inc.
-
LT3048IDC#TRPBF
Analog Devices Inc.
-
ADP5037ACPZ-R7
Analog Devices Inc.
-
XRP7714ILB-F
MaxLinear, Inc.
-
LTC3260EDE#TRPBF
Analog Devices Inc.
-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
