My Inquiry
My Account
Analog Devices Inc./Maxim Integrated MAX8805WEWEAE+T
- Part No.:
- MAX8805WEWEAE+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Special Purpose Regulators
- Package:
- 16-WFBGA, WLBGA
- Datasheet:
-
MAX8805WEWEAE+T.pdf
- Description:
- IC PWM STEP-DN CONV 650MA 16-WLP
- Quantity:
- Payment:
- Shipping:
Inventory:3,360
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX8805WEWEAE+T from Maxim Integrated is a 2MHz, 650mA high-frequency PWM step-down converter with integrated 60mΩ bypass FET and dual 200mA low-noise LDOs, designed specifically for dynamic power control of WCDMA/NCDMA power amplifiers. It supports analog voltage positioning via REFIN input (2.5× gain), delivers 7.5µs settling time for 0.8V–3.4V output transitions, and operates from 2.7V–5.5V input.
For engineers reviewing the MAX8805WEWEAE+T datasheet, MAX8805WEWEAE+T pinout, MAX8805WEWEAE+T application, or MAX8805WEWEAE+T equivalent, key selection criteria include its 2MHz switching frequency, 2.5V/V REFIN-to-PA gain, 60mΩ bypass FET on-resistance, dual independent LDO enable control, and 2mm × 2mm UCSP package compatibility with space-constrained handset PA power stages.
Technical Context
The MAX8805WEWEAE+T implements a hysteretic PWM control scheme enabling fast transient response and stable operation with minimal external components-only 2.2µF ceramic capacitors required on IN1A/IN1B and output. Its voltage-positioning feedback architecture removes phase lag by sampling LX directly, allowing precise load regulation compensation using inductor ESR.
Bypass mode is triggered either automatically when VREFIN exceeds 0.372 × VIN2 or forcibly via HP logic input, connecting IN1A/IN1B directly to PAA/PAB through the 60mΩ p-channel MOSFET. The dual LDOs feature 35µVRMS noise, 70dB PSRR, and individual EN1/EN2 logic enables-each with 1kΩ internal pull-down during shutdown.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Switching Frequency | 2MHz - enables use of compact 2.2µF ceramic input/output capacitors and reduces solution footprint vs. lower-frequency converters. |
| REFIN to PA Gain | 2.5V/V - linearly scales analog DAC input (e.g., 0.72V → 1.8V PA output) for continuous, noise-immune PA power adjustment. |
| Bypass FET RDS(ON) | 60mΩ typical - minimizes dropout voltage (<100mV at 90mA) and conduction loss during high-power transmission bursts. |
| Step-Down Output Current | 650mA - sufficient to drive WCDMA PA loads up to 7.5Ω at 1.8V while maintaining regulation under dynamic load steps. |
| LDO Output Noise | 35µVRMS typical - ensures clean biasing for sensitive RF PA stages without introducing phase noise or spectral regrowth. |
| Shutdown Current | 0.1µA - preserves battery life during idle or sleep modes in cellular handsets and smartphones. |
| Package | 16-bump UCSP (2mm × 2mm × 0.7mm) - ultra-low-profile wafer-level package optimized for thin mobile PCB assemblies. |
Pinout & Package
The MAX8805WEWEAE+T is housed in a 16-bump, 2mm × 2mm × 0.7mm UCSP package with 4×4 bump grid layout and bottom-side I/O connections. Thermal performance is optimized for handheld thermal constraints, requiring JEDEC J-STD-020A-compliant reflow only.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A1: REFBP | Reference noise bypass node | Internal bandgap reference output; must be decoupled with 0.22µF ceramic to AGND to suppress LDO output noise. |
| A2: AGND | Analog ground reference | Low-noise return path for REFBP, REFIN, and LDO feedback; must be isolated from PGND to prevent switching noise coupling. |
| A3: REFIN | Analog control input | Directly sets PA output voltage as VPA = 2.5 × VREFIN; also triggers automatic bypass when >0.372 × VIN2. |
| A4: PGND | Power ground return | High-current return for PA step-down converter and bypass FET; requires low-inductance connection to input capacitor ground. |
| B1: LDO2 | LDO2 regulated output | 200mA, low-noise (35µVRMS) bias supply for secondary PA stage or RFIC; requires local 1µF ceramic bypass. |
| B2: PA_EN | PA converter enable | Active-high logic input; pulling low disables step-down converter and places LX in high-impedance state (0.1µA shutdown). |
| B3: EN2 | LDO2 enable | Independent active-high control for LDO2; internal 1kΩ pull-down ensures safe shutdown when floating. |
| B4: LX | Switch node | Connection to external inductor; carries high di/dt switching current; requires tight layout to minimize EMI and ringing. |
| C1: IN2 | LDO/reference supply | 2.7V–5.5V input for LDOs and internal reference; must be tied to same source as IN1A/IN1B and bypassed with 2.2µF ceramic. |
| C2: HP | Forced bypass control | Active-high logic input that immediately engages 60mΩ bypass FET, overriding automatic mode for deterministic timing. |
| C3/C4: IN1B/IN1A | PA converter input | Parallel-connected 2.7V–5.5V inputs for main PA supply; internally joined; require shared 2.2µF ceramic bypass to PGND. |
| D1: LDO1 | LDO1 regulated output | 200mA, low-noise (35µVRMS) bias supply for primary PA stage; requires local 1µF ceramic bypass to AGND. |
| D2: EN1 | LDO1 enable | Independent active-high control for LDO1; internal 1kΩ pull-down ensures safe shutdown when unconnected. |
| D3/D4: PAB/PAA | PA output terminals | Output nodes connected directly to PA load; bypassed with 2.2µF ceramic to PGND; internally tied to IN1A/IN1B in bypass mode. |
Key Features
| Feature | Design Value |
|---|---|
| Dynamic PA voltage control | REFIN analog input enables real-time, glitch-free PA output adjustment (0.4V–VBATT) without digital interface overhead. |
| Hysteretic PWM architecture | Delivers 7.5µs settling time for 0.8V→3.4V transitions and eliminates need for external compensation network. |
| Voltage-positioning feedback | Uses LX sampling to cancel output capacitor phase lag, enabling stable regulation with 2.2µF ceramic output cap instead of bulk electrolytic. |
| Dual independent LDO control | Separate EN1/EN2 pins allow staggered turn-on, power sequencing, and fault-isolated shutdown of PA bias rails. |
| Ultra-low-profile packaging | 2mm × 2mm × 0.7mm UCSP meets stringent Z-height requirements for modern slim smartphone PCB stacks. |
Applications
| WCDMA Power Amplifier Supply | Smartphone RF Front-End Biasing |
|---|---|
Use Scenario: Dynamically adjusting PA supply voltage across WCDMA transmit power levels (Class 3/4) to maximize efficiency and minimize heat dissipation. IC Role / Device Role / Timing Role: Primary PA supply regulator with analog-controlled output and seamless transition between PWM and bypass modes. Use Value: Achieves >90% efficiency at high load and <100mV dropout in bypass mode, extending talk time and reducing thermal throttling. | Use Scenario: Providing clean, independently controlled bias voltages to multiple RFIC blocks (e.g., LNA, mixer, driver amp) in multi-band smartphones. IC Role / Device Role / Timing Role: Dual-LDO subsystem delivering 2.85V/3.0V bias rails with 70dB PSRR and 35µVRMS noise for signal integrity. Use Value: Prevents LO leakage and adjacent-channel interference by isolating sensitive analog RF sections from noisy digital supply domains. |
| NCDMA Handset Transmitter | Wireless PDA Cellular Module |
Use Scenario: Supporting CDMA2000 1xRTT transmit envelope tracking where PA voltage must track baseband I/Q envelope in real time. IC Role / Device Role / Timing Role: Analog-input step-down converter with 2.5× gain scaling and sub-µs response to REFIN changes. Use Value: Enables >30% average power savings over fixed-supply PA architectures while maintaining ACLR compliance. | Use Scenario: Powering compact cellular modules in enterprise PDAs requiring low standby current and rapid wake-up from deep-sleep states. IC Role / Device Role / Timing Role: Integrated PMIC providing PA supply + dual LDOs with 0.1µA shutdown current and fast 150µs power-up delay. Use Value: Reduces BOM count by 4 discrete regulators and cuts PCB area by >40% versus discrete LDO + buck solutions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar PA power management applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX8805XEREXX+T | 4MHz switching frequency, 2.5V/V REFIN gain, 600mA output - higher frequency enables smaller inductors but slightly lower peak efficiency at medium loads. | Preferred for designs prioritizing minimum solution size over peak efficiency at 3.6V input; identical pinout and control interface. | Select when board space is constrained and 4MHz operation aligns with system EMI requirements. |
| MAX8805YEREXX+T | 2MHz switching frequency, 2V/V REFIN gain, 600mA output - lower gain requires higher REFIN DAC resolution for same PA voltage range. | Suitable for systems using lower-voltage DACs or where reduced gain improves noise margin on REFIN line. | Choose when REFIN drive capability is limited or when matching legacy 2V/V gain calibration tables. |
Compared with MAX8805XEREXX+T and MAX8805YEREXX+T, the MAX8805WEWEAE+T provides the highest output current (650mA) and optimal trade-off between efficiency and component size at 2MHz, making it the preferred choice for next-generation WCDMA PA designs demanding robust dynamic headroom.
Availability
MAX8805WEWEAE+T is available at Aetrix Electronics and suitable for WCDMA/NCDMA handset design, smartphone RF front-end development, and wireless PDA cellular module integration requiring stable component supply, full RoHS compliance, and tape-and-reel logistics support.
Supply support for MAX8805WEWEAE+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in high-performance analog, mixed-signal, and power management ICs for communications, computing, consumer, and industrial markets.
The MAX8805 family is engineered for cellular handset PA power management, integrating step-down conversion, bypass FET, and dual LDOs into a single ultra-compact UCSP to eliminate discrete solutions and simplify RF power architecture.
FAQ
What is the switching frequency of the MAX8805WEWEAE+T?
The MAX8805WEWEAE+T operates at a fixed 2MHz switching frequency. This high frequency allows the use of small 2.2µF ceramic capacitors on both input and output, significantly reducing total solution size compared to lower-frequency buck converters. The 2MHz clock is internally generated and not user-adjustable.
How does the MAX8805WEWEAE+T implement automatic bypass mode?
The MAX8805WEWEAE+T enters automatic bypass mode when the REFIN voltage exceeds 0.372 × VIN2. At this threshold, the internal 60mΩ p-channel bypass FET engages, connecting IN1A/IN1B directly to PAA/PAB while forcing the step-down converter into 100% duty cycle. This ensures minimal dropout and maximum efficiency during high-power PA transmission bursts.
What is the REFIN-to-PA output voltage gain for the MAX8805WEWEAE+T?
The MAX8805WEWEAE+T has a nominal REFIN-to-PA output voltage gain of 2.5V/V. For example, applying 0.72V to REFIN produces approximately 1.8V at PAA/PAB. This linear scaling enables precise, noise-immune analog control of PA supply voltage without requiring digital communication interfaces or complex calibration.
Can the dual LDOs on the MAX8805WEWEAE+T be used independently?
Yes, the MAX8805WEWEAE+T features two fully independent LDOs (LDO1 and LDO2), each with its own enable pin (EN1 and EN2). They can be powered up/down separately, sequenced, or operated in different voltage configurations (e.g., 2.85V and 3.0V) to meet distinct RF block requirements. Each LDO maintains 35µVRMS noise and 70dB PSRR regardless of the other's state.
What package type and dimensions does the MAX8805WEWEAE+T use?
The MAX8805WEWEAE+T uses a 16-bump UCSP (Ultra Compact Silicon Package) measuring 2.0mm × 2.0mm × 0.7mm maximum height. It features a 4×4 bump grid with bottom-side I/O connections and requires JEDEC J-STD-020A-compliant reflow soldering-hand or wave soldering is not permitted due to thermal profile constraints.
MAX8805WEWEAE+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 16-WFBGA, WLBGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Applications:
- Converter, WCDMA PA Power
- Voltage - Input:
- 2.7V ~ 5.5V
- Number of Outputs:
- 1
- Voltage - Output:
- 0.4V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-WLP
MAX8805WEWEAE+T FAQ
1.How can I place an order for MAX8805WEWEAE+T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX8805WEWEAE+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX8805WEWEAE+T reliable?
The price and inventory of MAX8805WEWEAE+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX8805WEWEAE+T is usually 5 days.
3.What payment methods are accepted for MAX8805WEWEAE+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX8805WEWEAE+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX8805WEWEAE+T?
MAX8805WEWEAE+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX8805WEWEAE+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX8805WEWEAE+T?
For technical support, including MAX8805WEWEAE+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX8805WEWEAE+T requirements.
6.How does Aetrix verify that MAX8805WEWEAE+T is sourced from the original manufacturer or authorized distributors?
All MAX8805WEWEAE+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX8805WEWEAE+T meets industry standards.
7.What is the process for return or replacement of MAX8805WEWEAE+T?
All MAX8805WEWEAE+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX8805WEWEAE+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX8805WEWEAE+T part is unused and in its original packaging.
Return procedure for MAX8805WEWEAE+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX8805WEWEAE+T Tags
-
TPS51206DSQR
Texas Instruments
-
TPS51200DRCR
Texas Instruments
-
TPS51200DRCT
Texas Instruments
-
TPS62740DSSR
Texas Instruments
-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi
-
RT9026GSP
Richtek USA Inc.
-
LP2998MRX/NOPB
Texas Instruments
-
TPS51200QDRCRQ1
Texas Instruments
-
DPA423GN-TL
Power Integrations
-
LM10011SD/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
