Analog Devices Inc./Maxim Integrated MAX8805WEWEDD+T
- Part No.:
- MAX8805WEWEDD+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Special Purpose Regulators
- Package:
- 16-WFBGA, WLBGA
- Datasheet:
-
MAX8805WEWEDD+T.pdf
- Description:
- IC PWM STEP-DN CONV 650MA 16-WLP
- Quantity:
- Payment:

- Shipping:

Inventory:3,085
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX8805WEWEDD+T from Maxim Integrated is a 2MHz, 650mA high-frequency PWM step-down converter with integrated 60mΩ bypass FET and dual 200mA low-noise LDOs, optimized for dynamic power control of WCDMA/NCDMA power amplifiers in mobile handsets. It supports analog voltage positioning via REFIN input (2.5V/V gain), delivers 7.5µs settling time for 0.8V–3.4V output transitions, and operates from 2.7V–5.5V input.
For engineers reviewing the MAX8805WEWEDD+T datasheet, MAX8805WEWEDD+T pinout, MAX8805WEWEDD+T application, or MAX8805WEWEDD+T equivalent, key selection criteria include its dual-mode PA power architecture (PWM + bypass), REFIN-controlled linear output adjustment, 2mm × 2mm UCSP package, thermal shutdown, and ultra-low 0.1µA shutdown current.
Technical Context
The MAX8805WEWEDD+T implements a hysteretic PWM control scheme enabling fast transient response and stable regulation with minimal external components. Its feedback network samples the LX node directly-eliminating phase lag from output capacitance-and incorporates voltage-positioning load regulation to reduce overshoot during load or output-voltage transients.
Bypass mode is triggered either automatically (when VREFIN exceeds 0.372 × VIN2) or forcibly (via HP logic input), engaging a 60mΩ p-channel MOSFET to connect IN1A/IN1B directly to PAA/PAB. The device integrates two independent LDOs with 35µVRMS noise, 70dB PSRR, and individual enable controls (EN1/EN2).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Switching Frequency | 2MHz - enables use of small 2.2µF ceramic input/output capacitors and minimizes solution size. |
| PA Output Drive | 650mA - sufficient for medium-to-high-power WCDMA PA operation under PWM mode. |
| Bypass FET RDS(ON) | 60mΩ typical - ensures low dropout and high efficiency during high-power transmission. |
| REFIN to PA Gain | 2.5V/V - linearly scales analog DAC input to set PA output voltage (e.g., 0.72V REFIN → 1.8V PA output). |
| LDO Output Noise | 35µVRMS typical - critical for clean PA biasing and minimizing RF spectral regrowth. |
| Shutdown Current | 0.1µA - preserves battery life during idle or sleep states in portable devices. |
| Package | 16-bump, 2mm × 2mm × 0.7mm UCSP - ultra-compact footprint for space-constrained handset designs. |
Pinout & Package
The MAX8805WEWEDD+T is housed in a 16-bump, 2mm × 2mm × 0.7mm UCSP (Ultra-Compact Silicon Package) with 0.4mm pitch, designed for high-density mobile PCB layouts and compatible with JEDEC J-STD-020A reflow profiles.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A1 (REFBP) | Reference noise bypass | Internal bandgap reference output; must be decoupled with 0.22µF ceramic cap to AGND for LDO noise reduction. |
| A2 (AGND) | Analog ground | Low-noise return path for REFBP, REFIN, LDOs; must be isolated from PGND to minimize coupling. |
| A3 (REFIN) | PA output voltage control input | Analog input setting PA output as 2.5 × VREFIN; also triggers automatic bypass at 0.372 × VIN2. |
| A4 (PGND) | Power ground | High-current return for PA step-down converter; requires separate low-impedance connection to IN1_ ground plane. |
| B1 (LDO2) | LDO2 output | 200mA low-noise regulated output; requires 1µF ceramic capacitor to AGND near pin. |
| B2 (PA_EN) | PA converter enable | Active-high logic input; drives low to shut down entire PA converter stage and reduce quiescent current to 0.1µA. |
| B3 (EN2) | LDO2 enable | Independent logic control for LDO2; allows selective powering of PA bias rails. |
| B4 (LX) | Switch node | Connection to external inductor; carries high-frequency switching current; requires tight layout to PGND. |
| C1 (IN2) | LDO & reference supply | 2.7V–5.5V input for LDO1/LDO2 and internal references; must be bypassed with 2.2µF ceramic cap to AGND. |
| C2 (HP) | Forced bypass mode | Logic-high assertion directly engages 60mΩ bypass FET, overriding automatic mode. |
| C3/C4 (IN1B/IN1A) | PA converter input | 2.7V–5.5V battery input for PA stage; internally shorted; requires 2.2µF ceramic bypass to PGND. |
| D1 (LDO1) | LDO1 output | 200mA low-noise regulated output; identical decoupling and layout requirements as LDO2. |
| D2 (EN1) | LDO1 enable | Independent logic control for LDO1; supports dynamic bias sequencing. |
| D3/D4 (PAB/PAA) | PA output terminals | Output nodes connected to PA load; bypassed with 2.2µF ceramic caps to PGND; tied to IN1_ in bypass mode. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-mode PA power delivery | Seamlessly switches between high-efficiency PWM (650mA) and low-dropout bypass (60mΩ) based on REFIN or HP control-enabling optimal efficiency across full PA power range. |
| Voltage-positioning load regulation | Compensates for inductor DCR drop by embedding load-current-dependent offset into feedback, reducing output overshoot during PA load transients by up to 50% vs. standard schemes. |
| Ultra-fast 7.5µs settling time | Supports rapid PA power ramping between WCDMA transmit slots (e.g., 0.8V → 3.4V), minimizing wasted energy and improving spectral mask compliance. |
| Integrated low-noise LDO pair | Two 200mA, 35µVRMS LDOs with 70dB PSRR provide clean, independently controllable bias for PA driver stages-eliminating need for external low-noise regulators. |
| Minimal external component count | Requires only one inductor, four 2.2µF/1µF ceramic capacitors, and no external feedback resistors-reducing BOM cost and PCB area by >30% vs. discrete solutions. |
Applications
| WCDMA Power Amplifier Supply | Smartphone Transmitter Biasing |
|---|---|
Use Scenario: Dynamically supplying power to the final-stage PA in 3G WCDMA handsets during varying transmit power levels (e.g., 0–24dBm). IC Role / Device Role / Timing Role: Primary PA power controller delivering regulated voltage via PWM or direct battery bypass, synchronized to baseband DAC commands. Use Value: Enables >25% longer talk time vs. fixed-output buck converters by eliminating conversion loss during high-power bursts. | Use Scenario: Providing precision-adjustable bias to multi-stage RF power amplifiers in LTE/WCDMA smartphones with adaptive envelope tracking. IC Role / Device Role / Timing Role: Dual-role IC: PA supply (PAA/PAB) and low-noise bias generator (LDO1/LDO2) for driver and pre-driver stages. Use Value: Reduces adjacent channel leakage ratio (ACLR) by 8dB through 35µVRMS LDO noise and eliminates PA supply ripple-induced distortion. |
| Wireless PDA RF Front-End | NCDMA Handset Power Management |
Use Scenario: Powering compact RF front-end modules in handheld wireless PDAs operating in CDMA2000 bands. IC Role / Device Role / Timing Role: Compact, single-chip solution integrating PA supply, bypass FET, and dual LDOs-replacing three discrete regulators. Use Value: Saves 12mm² PCB area and simplifies thermal design with 1W max power dissipation in 2mm × 2mm package. | Use Scenario: Managing PA power in NCDMA cellular handsets where battery voltage varies from 4.2V (full) to 3.2V (discharged). IC Role / Device Role / Timing Role: Adaptive supply controller that maintains PA linearity across battery voltage sag using automatic bypass entry at 0.372 × VIN2. Use Value: Prevents PA compression and EVM degradation during deep discharge by maintaining <100mV dropout in bypass mode. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar PA power management applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX8805YEREWDD+T | 2MHz switching frequency, 2V/V REFIN gain, 600mA PWM output, same UCSP package | Lower PA drive capability and reduced REFIN scaling factor limit use in higher-power WCDMA PA stages | Select when lower output current and tighter REFIN-to-output linearity (2V/V) are prioritized over peak PA drive. |
| MAX8805XEREWDD+T | 4MHz switching frequency, 2.5V/V REFIN gain, 650mA PWM output, same UCSP package | Higher switching frequency reduces inductor size but increases switching losses at high load currents | Select when minimum solution size is critical and thermal headroom permits higher-frequency operation. |
Compared with MAX8805YEREWDD+T and MAX8805XEREWDD+T, the MAX8805WEWEDD+T offers the optimal balance of 2MHz efficiency, 650mA drive, and 2.5V/V gain for mainstream WCDMA PA applications-delivering superior thermal performance over MAX8805X while supporting higher PA loads than MAX8805Y.
Availability
MAX8805WEWEDD+T is available at Aetrix Electronics and suitable for WCDMA handset design, smartphone RF front-end development, and wireless PDA power management requiring stable component supply, RoHS-compliant packaging, and long-term production continuity.
Supply support for MAX8805WEWEDD+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in high-performance analog, mixed-signal, and power management ICs for communications, computing, and consumer applications.
The MAX8805W/MAX8805X/MAX8805Y/MAX8805Z product line was engineered specifically for dynamic PA power control in 3G cellular handsets-integrating step-down conversion, bypass FET, and LDO biasing into a single ultra-compact UCSP package.
FAQ
What is the switching frequency of the MAX8805WEWEDD+T?
The MAX8805WEWEDD+T operates at a fixed 2MHz switching frequency. This frequency enables the use of small 2.2µF ceramic input and output capacitors while maintaining low output-voltage ripple and high efficiency across the 2.7V–5.5V input range. It is selected to balance solution size and thermal performance for WCDMA PA applications.
How does the MAX8805WEWEDD+T enter bypass mode?
The MAX8805WEWEDD+T enters bypass mode in two ways: automatically when VREFIN exceeds 0.372 × VIN2 (using IN2 as reference to avoid noise coupling), or forcibly when the HP pin is driven high. In bypass mode, the internal 60mΩ p-channel FET connects IN1A/IN1B directly to PAA/PAB, achieving low-dropout operation without PWM losses.
What is the REFIN-to-PA output voltage gain for the MAX8805WEWEDD+T?
The MAX8805WEWEDD+T has a REFIN-to-PA output voltage gain of 2.5V/V. For example, applying 0.72V to REFIN sets the nominal PA output to 1.8V (0.72V × 2.5). This linear scaling allows precise, DAC-driven PA power control. The actual output includes a small correction term for inductor DCR drop under load.
Can the LDO1 and LDO2 outputs of the MAX8805WEWEDD+T be used independently?
Yes, LDO1 and LDO2 in the MAX8805WEWEDD+T are fully independent: each has its own enable input (EN1 and EN2), can be powered from the same IN2 supply, and delivers up to 200mA with 35µVRMS noise and 70dB PSRR. They support staggered turn-on, selective shutdown, and different load conditions-ideal for biasing multi-stage PA architectures.
What package type and dimensions does the MAX8805WEWEDD+T use?
The MAX8805WEWEDD+T uses a 16-bump, 2mm × 2mm × 0.7mm UCSP (Ultra-Compact Silicon Package) with 0.4mm bump pitch. This RoHS-compliant, lead-free package is optimized for high-density mobile PCBs and requires JEDEC J-STD-020A-compliant reflow profiling-including preheating and no hand/wave soldering.
MAX8805WEWEDD+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 16-WFBGA, WLBGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Applications:
- Converter, WCDMA PA Power
- Voltage - Input:
- 2.7V ~ 5.5V
- Number of Outputs:
- 1
- Voltage - Output:
- 0.4V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-WLP
MAX8805WEWEDD+T FAQ
1.How can I place an order for MAX8805WEWEDD+T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX8805WEWEDD+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX8805WEWEDD+T reliable?
The price and inventory of MAX8805WEWEDD+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX8805WEWEDD+T is usually 5 days.
3.What payment methods are accepted for MAX8805WEWEDD+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX8805WEWEDD+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX8805WEWEDD+T?
MAX8805WEWEDD+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX8805WEWEDD+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX8805WEWEDD+T?
For technical support, including MAX8805WEWEDD+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX8805WEWEDD+T requirements.
6.How does Aetrix verify that MAX8805WEWEDD+T is sourced from the original manufacturer or authorized distributors?
All MAX8805WEWEDD+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX8805WEWEDD+T meets industry standards.
7.What is the process for return or replacement of MAX8805WEWEDD+T?
All MAX8805WEWEDD+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX8805WEWEDD+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX8805WEWEDD+T part is unused and in its original packaging.
Return procedure for MAX8805WEWEDD+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX8805WEWEDD+T Tags

-
TPS51206DSQR
Texas Instruments

-
TPS51200DRCR
Texas Instruments

-
TPS51200DRCT
Texas Instruments

-
TPS62740DSSR
Texas Instruments

-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi

-
RT9026GSP
Richtek USA Inc.

-
LP2998MRX/NOPB
Texas Instruments

-
TPS51200QDRCRQ1
Texas Instruments

-
DPA423GN-TL
Power Integrations

-
LM10011SD/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
