Analog Devices Inc./Maxim Integrated MAX8805YEWEAE+T
- Part No.:
- MAX8805YEWEAE+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Special Purpose Regulators
- Package:
- 16-WFBGA, WLBGA
- Datasheet:
-
MAX8805YEWEAE+T.pdf
- Description:
- IC CONV STP-DN PWM 600MA 16WLP
- Quantity:
- Payment:

- Shipping:

Inventory:4,346
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX8805YEWEAE+T from Maxim Integrated is a 2MHz, 600mA high-frequency step-down converter with integrated 60mΩ bypass FET and dual 200mA low-noise LDOs, designed specifically to dynamically power the power amplifier (PA) in WCDMA handsets. It supports analog voltage control via REFIN (2V/V gain), delivers 7.5µs settling time for 0.8V–3.4V output transitions, and operates from 2.7V–5.5V input.
For engineers reviewing the MAX8805YEWEAE+T datasheet, MAX8805YEWEAE+T pinout, MAX8805YEWEAE+T application, or MAX8805YEWEAE+T equivalent, key selection criteria include PA supply dynamic response, bypass-mode dropout performance, REFIN-controlled output linearity, LDO PSRR/noise specs, and UCSP package thermal behavior in compact handset layouts.
Technical Context
The MAX8805YEWEAE+T implements a hysteretic PWM control scheme enabling fast transient response and stable operation with only 2.2µF ceramic input/output capacitors. Its Dual Mode™ architecture automatically switches between PWM step-down and direct battery bypass based on REFIN voltage thresholds (0.465 × VIN2), eliminating external mode control logic.
It integrates two independent LDOs with 35µVRMS noise and 70dB PSRR (10Hz–10kHz), each individually enabled via EN1/EN2. The PA step-down section features internal synchronous rectification, no external Schottky diode required, and uses LX-node DC feedback to remove phase lag-enabling ultra-stable regulation with minimal output capacitance.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Switching Frequency | 2MHz - enables use of tiny 2.2µF ceramic capacitors and reduces EMI filtering burden in RF-sensitive handset designs. |
| PA Output Drive | 600mA - sufficient for mid-to-high-power WCDMA PA biasing under typical 3.6V battery conditions. |
| REFIN to PA Gain | 2V/V - linearly maps 0.4V–2.0V REFIN input to 0.8V–4.0V PA output, supporting precise closed-loop PA power control. |
| Bypass FET RDS(ON) | 60mΩ (typ) - ensures <100mV dropout at 1A load, maximizing battery efficiency during peak transmit bursts. |
| LDO Output Noise | 35µVRMS (typ) - critical for minimizing phase noise injection into PA bias rails in sensitive RF front-ends. |
| Shutdown Current | 0.1µA - preserves battery life during idle/sleep modes in portable cellular devices. |
| Operating Temp Range | –40°C to +85°C - qualified for full industrial temperature operation in handheld consumer electronics. |
Pinout & Package
MAX8805YEWEAE+T is housed in a 16-bump, 2mm × 2mm × 0.7mm UCSP (Ultra Compact Silicon Package) - a wafer-level chip-scale package optimized for ultra-thin mobile handset PCBs with tight thermal and space constraints.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A1: REFBP | Reference noise bypass | Internal bandgap reference decoupling node; requires 0.22µF ceramic cap to AGND to suppress LDO output noise. |
| A2: AGND | Analog ground | Low-noise return path for REFBP, REFIN, and LDO feedback; must be isolated from PGND to prevent switching noise coupling. |
| A3: REFIN | PA output voltage control input | Analog DAC interface; sets PA output as 2× VREFIN; also triggers automatic bypass mode when >0.465×VIN2. |
| A4: PGND | Power ground | High-current return for PA step-down switch node (LX) and bypass FET; must be low-inductance connection to minimize ripple. |
| B1: LDO2 | LDO2 output | 200mA low-noise regulated output; requires local 1µF ceramic bypass to AGND; pulled down via 1kΩ during shutdown. |
| B2: PA_EN | PA converter enable | Active-high logic input; drives PA step-down section ON/OFF; connects to IN1_ or host processor GPIO. |
| B3: EN2 | LDO2 enable | Independent logic control for LDO2; allows selective powering of PA bias rails to reduce system standby current. |
| B4: LX | Switch node | Connection to external inductor; carries high-frequency pulsed current; routing must minimize loop area to reduce EMI. |
| C1: IN2 | LDO & reference supply | 2.7V–5.5V input for LDOs and internal references; must be tied to same source as IN1A/IN1B and bypassed with 2.2µF ceramic. |
| C2: HP | Forced bypass mode | Active-high signal to immediately engage bypass FET regardless of REFIN level; used for deterministic high-power burst timing. |
| C3/C4: IN1B/IN1A | PA converter input | Parallel-connected 2.7V–5.5V battery inputs; internally joined; require shared 2.2µF ceramic bypass to PGND. |
| D1: LDO1 | LDO1 output | 200mA low-noise regulated output; identical bypass and shutdown behavior as LDO2. |
| D2: EN1 | LDO1 enable | Independent logic control for LDO1; enables per-rail power sequencing and dynamic bias management. |
| D3/D4: PAB/PAA | PA output terminals | Direct connection points to PA anode/cathode; internally tied to IN1_ in bypass mode; require 2.2µF ceramic bypass to PGND. |
Key Features
| Feature | Design Value |
|---|---|
| Hysteretic PWM control | Enables 7.5µs output voltage settling and eliminates need for external compensation components. |
| Dual Mode™ automatic bypass | Seamlessly transitions to 60mΩ FET conduction at high duty cycle, reducing dropout and extending battery runtime. |
| Integrated synchronous rectification | Removes requirement for external Schottky diode, saving board space and improving light-load efficiency. |
| LX-node DC feedback | Eliminates phase lag from output capacitor, allowing stable regulation with only 2.2µF ceramic output capacitance. |
| Individual LDO enable controls | Permits independent on/off sequencing of LDO1 and LDO2 to optimize system-level power states and leakage. |
Applications
| WCDMA Power Amplifier Supply | RF Front-End Bias Management |
|---|---|
Use Scenario: Dynamically adjusting PA supply voltage during WCDMA uplink transmission to maintain linearity and efficiency across varying output power levels. IC Role / Device Role / Timing Role: Primary PA supply regulator with analog REFIN-controlled output and automatic bypass mode engagement. Use Value: Enables >90% efficiency in bypass mode at 1A load while maintaining <100mV dropout, directly extending talk time. | Use Scenario: Providing ultra-low-noise, high-PSRR bias voltages to LNA, mixer, and VCO circuits adjacent to the PA stage. IC Role / Device Role / Timing Role: Dual independent LDO source delivering 200mA each with 35µVRMS noise and 70dB PSRR. Use Value: Prevents switching noise from PA converter from degrading RF signal integrity and phase noise performance. |
| Smartphone Transceiver Power | Portable Cellular Baseband System |
Use Scenario: Consolidating PA supply and RF bias rails in space-constrained smartphone mainboard or module designs. IC Role / Device Role / Timing Role: Single-chip solution integrating step-down converter, bypass FET, and dual LDOs in 2mm × 2mm UCSP. Use Value: Reduces BOM count by 5+ discrete regulators and saves >15mm² PCB area versus discrete alternatives. | Use Scenario: Supporting dynamic power management in baseband processors requiring coordinated PA voltage scaling and LDO sequencing. IC Role / Device Role / Timing Role: Voltage-positioning regulator with programmable REFIN interface and independent EN1/EN2 control. Use Value: Allows host processor to precisely command PA output voltage and manage LDO activation in sync with transmission slots. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar PA power management applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX8805WERExy+T | 2.5V/V REFIN gain, 650mA output drive, 2MHz switching frequency | Higher output current and steeper REFIN-to-VOUT slope; suited for PAs requiring >3.4V bias or tighter gain tolerance | Select when PA voltage range exceeds 3.4V or higher drive capability is needed; not drop-in due to gain mismatch. |
| MAX8805ZERExy+T | 2V/V REFIN gain, 600mA output, 4MHz switching frequency | Higher switching frequency enables smaller inductors and reduced output ripple at light loads | Choose for designs prioritizing minimal solution size over peak efficiency; requires re-optimization of LC filter. |
Compared with MAX8805WERExy+T, MAX8805YEWEAE+T offers lower REFIN gain for finer low-voltage PA control but reduced max current; versus MAX8805ZERExy+T, it trades 4MHz switching for better heavy-load efficiency and simpler EMI filtering-making it optimal for mainstream WCDMA handset PA supply where 2MHz balance is preferred.
Availability
MAX8805YEWEAE+T is available at Aetrix Electronics and suitable for WCDMA handset design, RF transceiver power systems, and portable cellular baseband applications requiring stable component supply, consistent UCSP packaging, and guaranteed -40°C to +85°C operation.
Supply support for MAX8805YEWEAE+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in precision analog, mixed-signal, and power management ICs for industrial, communications, and consumer applications.
The MAX8805 family was engineered specifically for dynamic PA power delivery in 3G cellular handsets, combining high-efficiency step-down conversion, low-noise bias generation, and intelligent bypass control in a single ultra-compact package.
FAQ
What is the REFIN-to-PA output voltage gain for MAX8805YEWEAE+T?
The MAX8805YEWEAE+T has a fixed REFIN-to-PA output gain of 2V/V. When a 0.9V analog voltage is applied to REFIN, the PA output regulates to approximately 1.8V (accounting for small voltage-positioning offset). This linear relationship holds across the full 0.4V–2.0V REFIN range, enabling precise closed-loop PA power control in WCDMA systems.
Does MAX8805YEWEAE+T support automatic bypass mode, and what triggers it?
Yes, MAX8805YEWEAE+T supports automatic bypass mode triggered when the REFIN voltage exceeds 0.465 × VIN2. For example, with VIN2 = 3.6V, bypass engages when REFIN rises above ~1.67V. This threshold prevents premature switching and ensures smooth transition from PWM to low-dropout FET conduction during high-power transmission bursts.
What are the recommended external components for MAX8805YEWEAE+T?
MAX8805YEWEAE+T requires a 2.2µF ceramic capacitor on each of IN1A/IN1B and IN2 (to AGND/PGND), a 2.2µF ceramic capacitor on PAA/PAB (to PGND), 1µF ceramics on LDO1/LDO2 (to AGND), and a 0.22µF ceramic on REFBP (to AGND). An external inductor (typically 1.0–2.2µH) connects LX to PAA/PAB. No external compensation or Schottky diode is needed.
How does the MAX8805YEWEAE+T handle thermal protection?
MAX8805YEWEAE+T incorporates thermal shutdown that activates at +160°C junction temperature with ~20°C hysteresis. When triggered, the device disables the PA step-down converter, LDOs, and bypass FET until temperature falls below ~140°C. This protects against sustained overload or poor PCB thermal design while maintaining safe operation in compact handset enclosures.
Can the two LDOs in MAX8805YEWEAE+T be powered independently?
Yes, the two LDOs in MAX8805YEWEAE+T are fully independent: LDO1 is controlled by EN1 and LDO2 by EN2. Each can be enabled or disabled separately using logic-level signals, allowing flexible power sequencing-for example, enabling LDO2 only during active RF transmission while keeping LDO1 active for always-on bias circuits. Both outputs are pulled down via internal 1kΩ resistors when disabled.
MAX8805YEWEAE+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 16-WFBGA, WLBGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Applications:
- Converter, WCDMA PA Power
- Voltage - Input:
- 2.7V ~ 5.5V
- Number of Outputs:
- 1
- Voltage - Output:
- 0.4V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-WLP
MAX8805YEWEAE+T FAQ
1.How can I place an order for MAX8805YEWEAE+T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX8805YEWEAE+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX8805YEWEAE+T reliable?
The price and inventory of MAX8805YEWEAE+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX8805YEWEAE+T is usually 5 days.
3.What payment methods are accepted for MAX8805YEWEAE+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX8805YEWEAE+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX8805YEWEAE+T?
MAX8805YEWEAE+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX8805YEWEAE+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX8805YEWEAE+T?
For technical support, including MAX8805YEWEAE+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX8805YEWEAE+T requirements.
6.How does Aetrix verify that MAX8805YEWEAE+T is sourced from the original manufacturer or authorized distributors?
All MAX8805YEWEAE+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX8805YEWEAE+T meets industry standards.
7.What is the process for return or replacement of MAX8805YEWEAE+T?
All MAX8805YEWEAE+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX8805YEWEAE+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX8805YEWEAE+T part is unused and in its original packaging.
Return procedure for MAX8805YEWEAE+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX8805YEWEAE+T Tags

-
TPS51206DSQR
Texas Instruments

-
TPS51200DRCR
Texas Instruments

-
TPS51200DRCT
Texas Instruments

-
TPS62740DSSR
Texas Instruments

-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi

-
RT9026GSP
Richtek USA Inc.

-
LP2998MRX/NOPB
Texas Instruments

-
TPS51200QDRCRQ1
Texas Instruments

-
DPA423GN-TL
Power Integrations

-
LM10011SD/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
