Analog Devices Inc./Maxim Integrated MAX8805ZEWEAE+T
- Part No.:
- MAX8805ZEWEAE+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Special Purpose Regulators
- Package:
- 16-WFBGA, WLBGA
- Datasheet:
-
MAX8805ZEWEAE+T.pdf
- Description:
- IC CONV STP-DN PWM 600MA 16WLP
- Quantity:
- Payment:

- Shipping:

Inventory:1,288
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX8805ZEWEAE+T from Maxim Integrated is a 4MHz, 2V/V gain, 600mA high-frequency step-down converter with integrated 60mΩ bypass FET and dual 200mA low-noise LDOs, designed specifically to dynamically power WCDMA/NCDMA power amplifiers in mobile handsets. It supports analog voltage control via REFIN input (0.4V–2.2V), delivers 7.5µs settling time for 0.8V→3.4V output transitions, and operates from 2.7V–5.5V input.
For engineers reviewing the MAX8805ZEWEAE+T datasheet, MAX8805ZEWEAE+T pinout, MAX8805ZEWEAE+T application, or MAX8805ZEWEAE+T equivalent, key selection considerations include its 4MHz switching frequency for minimal external component count, 2V/V REFIN-to-PA gain, automatic/forced bypass mode operation, dual independent LDO enable control, and 2mm × 2mm UCSP package with 0.7mm height.
Technical Context
The MAX8805ZEWEAE+T implements a hysteretic PWM control scheme enabling fast transient response and stable regulation with small ceramic capacitors (2.2µF input/output). Its feedback network samples LX directly-eliminating phase lag from output capacitance-to support voltage-positioning load regulation that compensates for inductor DCR-induced droop.
Bypass mode is triggered either automatically when VREFIN exceeds 0.465 × VIN2 (enabling seamless transition during high-power PA transmission) or forcibly via HP logic input. The integrated 60mΩ p-channel bypass FET ensures low dropout (<100mV at 90mA) and supports up to 2.9A total bypass current (1.1A step-down + 1.8A bypass path).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Switching Frequency | 4MHz - enables use of compact 2.2µF ceramic input/output capacitors and reduces solution footprint |
| REFIN to PA Gain | 2V/V - linearly scales 0.4V–2.2V analog control input to 0.8V–4.4V PA output voltage range |
| Max Output Current | 600mA - sufficient for medium-to-high power WCDMA PA biasing under PWM mode |
| Bypass FET RDS(ON) | 60mΩ typical - minimizes conduction loss and thermal rise during high-current battery-to-PA direct drive |
| LDO Output Noise | 35µVRMS typical - meets stringent RF PA bias noise requirements without additional filtering |
| Shutdown Current | 0.1µA - preserves battery life during idle or sleep states in portable handset applications |
| Package | 16-bump UCSP (2mm × 2mm × 0.7mm) - ultra-thin wafer-level package optimized for space-constrained mobile PCBs |
Pinout & Package
The MAX8805ZEWEAE+T is housed in a 16-bump, 2mm × 2mm × 0.7mm UCSP (Ultra Compact Silicon Package) with 4×4 bump grid layout and 0.4mm pitch. This lead-free, RoHS-compliant package supports reflow per JEDEC J-STD-020A and requires preheating; hand/wave soldering is prohibited.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A1: REFBP | Reference noise bypass node | Internal 1.25V bandgap reference output; must be decoupled with 0.22µF ceramic to AGND to suppress LDO output noise |
| A2: AGND | Analog ground reference | Low-noise return path for REFBP, REFIN, and LDO feedback; must be isolated from PGND to prevent switching noise coupling |
| A3: REFIN | Analog voltage control input | Directly sets PA output voltage (VPA_ = 2 × VREFIN); also triggers automatic bypass mode at 0.465 × VIN2 |
| A4: PGND | Power ground for PA converter | High-current return for LX, IN1A/B, PAA/PAB; must be connected to AGND at single point near IC to minimize ground bounce |
| B1: LDO2 | Second 200mA LDO output | Provides low-noise bias for auxiliary RF circuitry; requires 1µF ceramic capacitor to AGND at pin |
| B2: PA_EN | PA converter enable control | Active-high logic input; drives PA converter into shutdown (0.1µA IQ) when pulled low |
| B3: EN2 | LDO2 enable control | Independent active-high enable for LDO2; allows dynamic power gating of second bias rail |
| B4: LX | Switch node connection | Connects to external 1.5µH inductor; carries high di/dt PWM current; requires tight layout to PGND |
| C1: IN2 | LDO and reference supply input | Supplies LDO1/LDO2 and internal bandgap; must be tied to same source as IN1A/B and bypassed with 2.2µF ceramic |
| C2: HP | Forced bypass mode control | Active-high input that immediately engages 60mΩ bypass FET regardless of REFIN level |
| C3/C4: IN1B/IN1A | PA converter input supply | Parallel-connected 2.7V–5.5V battery inputs; each requires local 2.2µF ceramic bypass to PGND |
| D1: LDO1 | First 200mA LDO output | Primary low-noise PA bias rail; requires 1µF ceramic capacitor to AGND at pin |
| D2: EN1 | LDO1 enable control | Independent active-high enable for LDO1; supports staggered power-up sequencing |
| D3/D4: PAB/PAA | PA output terminals | Parallel outputs connected internally to IN1A/B via bypass FET; require 2.2µF ceramic bypass to PGND |
Key Features
| Feature | Design Value |
|---|---|
| Dynamic PA voltage control | Linear 0.4V–2.2V REFIN input maps to 0.8V–4.4V PA output with ±2% gain accuracy and 7.5µs settling |
| Dual independent LDOs | Two 200mA, 35µVRMS noise, 70dB PSRR regulators with individual EN1/EN2 logic control for flexible bias sequencing |
| Auto/forced bypass architecture | Seamless transition between PWM and 60mΩ bypass modes-either by REFIN threshold (0.465 × VIN2) or HP logic signal |
| Ultra-small solution size | 4MHz operation enables 2.2µF ceramic input/output caps; integrated feedback eliminates external resistors; 2mm × 2mm UCSP saves >40% board area vs. QFN |
| Hysteretic PWM control | Eliminates external compensation; provides inherent stability with ceramic caps; achieves <100ns load transient response |
Applications
| WCDMA Power Amplifier Biasing | Smartphone RF Front-End |
|---|---|
Use Scenario: Dynamically adjusting PA supply voltage across transmit power levels in 3G WCDMA handsets to maximize efficiency and linearity. IC Role / Device Role / Timing Role: Primary PA supply regulator delivering 0.8V–4.4V output with 4MHz switching and automatic bypass mode engagement above 25dBm. Use Value: Reduces average PA power consumption by 18% versus fixed-voltage solutions while maintaining EVM compliance across all power classes. | Use Scenario: Providing clean, independently controlled bias rails for multiple RF ICs (e.g., PA driver, switch, LNA) in multi-band smartphone front-end modules. IC Role / Device Role / Timing Role: Dual-LDO subsystem delivering 2.85V/3.0V bias with 35µVRMS noise and 70dB PSRR at 1kHz to suppress digital switching noise. Use Value: Enables simultaneous multi-carrier transmission without adjacent-channel leakage degradation due to LDO noise coupling. |
| Portable Wireless PDA Power Management | NCDMA Handset Transmitter |
Use Scenario: Consolidating PA supply and auxiliary RF bias in compact wireless PDAs where board space and battery life are critical constraints. IC Role / Device Role / Timing Role: Single-chip solution integrating 600mA step-down converter and dual 200mA LDOs in 2mm × 2mm UCSP package with 0.7mm profile. Use Value: Eliminates three discrete regulators and associated passives, reducing BOM count by 12 components and saving 18mm² PCB area. | Use Scenario: Supporting high-efficiency CDMA2000 1xRTT transmitter operation requiring precise PA voltage ramping during voice call bursts. IC Role / Device Role / Timing Role: Fast-settling (7.5µs) PA supply with programmable 0.8V–3.4V range and forced bypass mode for peak envelope power delivery. Use Value: Achieves 92% peak efficiency at 2.4W output while meeting CDMA spectral mask requirements under dynamic load conditions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar PA power management applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX8805YEREXX+T | 2MHz switching frequency, same 2V/V gain and 600mA rating but higher no-load current (3500µA vs. 5000µA) | Better light-load efficiency in standby; less optimal for ultra-compact layouts requiring smallest possible LC filter | Select for battery-sensitive applications with infrequent high-power transmission bursts |
| MAX8805XEREXX+T | 4MHz switching frequency and 2.5V/V gain (vs. 2V/V), 650mA output capability | Supports higher PA output voltages (up to 5.5V) and greater peak current; incompatible REFIN scaling | Choose when system DAC outputs 0.32V–1.76V range and requires >600mA PA drive capability |
Compared with MAX8805YEREXX+T, the MAX8805ZEWEAE+T offers superior high-frequency transient response and smaller passive footprint, while differing from MAX8805XEREXX+T in gain ratio and maximum output current-making it optimal for 0.4V–2.2V-controlled, 600mA-class WCDMA PA systems prioritizing compactness and noise performance.
Availability
MAX8805ZEWEAE+T is available at Aetrix Electronics and suitable for WCDMA handset design, smartphone RF front-end development, and portable wireless PDA power management requiring stable component supply, full traceability, and long-term lifecycle support.
Supply support for MAX8805ZEWEAE+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog, mixed-signal, and power management ICs for demanding applications in communications, computing, consumer, and industrial markets.
The MAX8805 family targets RF power amplifier supply in cellular handsets, combining high-efficiency step-down conversion, low-noise LDOs, and intelligent bypass control to extend battery life while meeting stringent 3G/CDMA spectral and linearity requirements.
FAQ
What is the switching frequency of the MAX8805ZEWEAE+T and why does it matter?
The MAX8805ZEWEAE+T operates at 4MHz. This high frequency allows the use of small 2.2µF ceramic input and output capacitors-reducing solution size, cost, and PCB area versus lower-frequency alternatives. It also improves transient response and enables tighter output voltage regulation during rapid PA power adjustments in WCDMA transmission bursts.
How does the MAX8805ZEWEAE+T achieve low output noise for sensitive RF bias applications?
The MAX8805ZEWEAE+T integrates two independent 200mA LDOs with 35µVRMS typical output noise and 70dB PSRR at 1kHz. Each LDO features dedicated AGND and bypass pins (REFBP, LDO1/LDO2 caps), and the REFBP node must be decoupled with a 0.22µF ceramic capacitor to suppress reference noise-ensuring clean bias for PA drivers and LNAs without external filtering.
What triggers bypass mode on the MAX8805ZEWEAE+T and how does it improve efficiency?
Bypass mode activates automatically when VREFIN exceeds 0.465 × VIN2, or forcibly via the HP pin. In this mode, the internal 60mΩ p-channel FET connects IN1A/B directly to PAA/PAB, eliminating switching losses. This delivers near-zero dropout voltage and extends battery life during high-power transmission-achieving >95% efficiency at 2A load versus ~88% in PWM mode.
Can the MAX8805ZEWEAE+T support independent control of its dual LDOs?
Yes. The MAX8805ZEWEAE+T provides separate enable inputs EN1 and EN2 for LDO1 and LDO2, allowing independent power-up sequencing, dynamic power gating, and fault isolation. Each LDO maintains 1kΩ shutdown impedance and draws only 0.1µA quiescent current when disabled-critical for low-power sleep modes in handheld devices.
What package type and mounting requirements apply to the MAX8805ZEWEAE+T?
The MAX8805ZEWEAE+T uses a 16-bump UCSP (2mm × 2mm × 0.7mm) with 0.4mm pitch. It requires JEDEC J-STD-020A-compliant reflow profiling with mandatory preheating; hand soldering and wave soldering are prohibited. Thermal relief pads and strict AGND/PGND separation are essential to maintain noise performance and thermal reliability.
MAX8805ZEWEAE+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 16-WFBGA, WLBGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Applications:
- Converter, WCDMA PA Power
- Voltage - Input:
- 2.7V ~ 5.5V
- Number of Outputs:
- 1
- Voltage - Output:
- 0.4V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-WLP
MAX8805ZEWEAE+T FAQ
1.How can I place an order for MAX8805ZEWEAE+T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX8805ZEWEAE+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX8805ZEWEAE+T reliable?
The price and inventory of MAX8805ZEWEAE+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX8805ZEWEAE+T is usually 5 days.
3.What payment methods are accepted for MAX8805ZEWEAE+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX8805ZEWEAE+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX8805ZEWEAE+T?
MAX8805ZEWEAE+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX8805ZEWEAE+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX8805ZEWEAE+T?
For technical support, including MAX8805ZEWEAE+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX8805ZEWEAE+T requirements.
6.How does Aetrix verify that MAX8805ZEWEAE+T is sourced from the original manufacturer or authorized distributors?
All MAX8805ZEWEAE+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX8805ZEWEAE+T meets industry standards.
7.What is the process for return or replacement of MAX8805ZEWEAE+T?
All MAX8805ZEWEAE+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX8805ZEWEAE+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX8805ZEWEAE+T part is unused and in its original packaging.
Return procedure for MAX8805ZEWEAE+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX8805ZEWEAE+T Tags

-
TPS51206DSQR
Texas Instruments

-
TPS51200DRCR
Texas Instruments

-
TPS51200DRCT
Texas Instruments

-
TPS62740DSSR
Texas Instruments

-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi

-
RT9026GSP
Richtek USA Inc.

-
LP2998MRX/NOPB
Texas Instruments

-
TPS51200QDRCRQ1
Texas Instruments

-
DPA423GN-TL
Power Integrations

-
LM10011SD/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
