Analog Devices Inc./Maxim Integrated MAX8805ZEWECC+T
- Part No.:
- MAX8805ZEWECC+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Special Purpose Regulators
- Package:
- 16-WFBGA, WLBGA
- Datasheet:
-
MAX8805ZEWECC+T.pdf
- Description:
- IC CONV STP-DN PWM 600MA 16WLP
- Quantity:
- Payment:

- Shipping:

Inventory:1,636
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX8805ZEWECC+T from Maxim Integrated is a 4MHz, 2V/V gain, 600mA high-frequency step-down converter with dual 200mA low-noise LDOs and integrated 60mΩ bypass FET, designed specifically to dynamically power the power amplifier (PA) in WCDMA/NCDMA handsets. It supports analog DAC-controlled output voltage (0.4V–VBATT), delivers 7.5µs settling time for 0.8V→3.4V transitions, and operates from 2.7V–5.5V input.
For engineers reviewing the MAX8805ZEWECC+T datasheet, MAX8805ZEWECC+T pinout, MAX8805ZEWECC+T application, or MAX8805ZEWECC+T equivalent, key selection considerations include its 4MHz switching frequency, 2V/V REFIN-to-PA gain, 600mA PA output drive, dual independent LDO enable control, and 2mm × 2mm UCSP package with 16-bump layout.
Technical Context
The MAX8805ZEWECC+T implements a hysteretic PWM control scheme enabling fast transient response and stable operation with minimal external components-only 2.2µF ceramic capacitors required on input/output. Its voltage-positioning feedback architecture removes phase lag by sampling LX directly, eliminating need for large output capacitance while achieving tight load regulation.
Bypass mode is activated either automatically when VREFIN exceeds 0.465×VIN2 (enabling seamless transition during high-power PA transmission) or forcibly via HP logic input. The internal 60mΩ p-channel bypass FET ensures low dropout (<100mV at 90mA) and supports up to 2.9A total bypass current (1.1A step-down + 1.8A bypass path).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Switching Frequency | 4MHz - enables use of tiny 2.2µF ceramic input/output caps and minimizes solution footprint |
| REFIN to PA Gain | 2V/V - linear DAC-controlled output scaling; 0.9V REFIN → 1.8V PA output (typ) |
| PA Output Drive | 600mA - sufficient for mid-to-high power WCDMA PA biasing under dynamic load |
| LDO Output Noise | 35µVRMS (typ) - ultra-low noise critical for PA bias stability and EVM performance |
| Package | 16-bump, 2mm × 2mm × 0.7mm UCSP - ultra-compact footprint for space-constrained handset PCBs |
| Bypass FET RDS(ON) | 60mΩ (typ) - enables direct battery-to-PA connection with <100mV dropout at 90mA |
| Shutdown Current | 0.1µA - preserves battery life during idle/standby modes |
Pinout & Package
The MAX8805ZEWECC+T is housed in a 16-bump, 2mm × 2mm × 0.7mm UCSP (Ultra-Compact Silicon Package) with 4×4 bump grid, optimized for high-density mobile PCB layouts and thermal performance in thin-profile handsets.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A1: REFBP | Reference noise bypass | Internal bandgap reference decoupling node; requires 0.22µF ceramic cap to AGND for LDO noise reduction |
| A2: AGND | Analog ground | Low-noise return for REFBP, REFIN, LDOs; must be isolated from PGND to prevent coupling |
| A3: REFIN | DAC-controlled input | Analog voltage input setting PA output (VPA = 2 × VREFIN); triggers automatic bypass at 0.465×VIN2 |
| A4: PGND | Power ground | High-current return path for PA step-down converter; separate from AGND to minimize noise injection |
| B1: LDO2 | LDO2 output | 200mA low-noise regulated output; requires local 1µF ceramic bypass to AGND |
| B2: PA_EN | PA converter enable | Active-high logic input; drives to GND disables entire PA converter and sets LX to high-Z |
| B3: EN2 | LDO2 enable | Independent logic control for LDO2; shutdown reduces quiescent current and isolates output |
| B4: LX | Inductor switch node | Connection point for external PA inductor; carries high-frequency switched current (0.7A peak) |
| C1: IN2 | LDO/reference supply | 2.7V–5.5V input for LDOs and internal reference; must tie to same source as IN1A/IN1B |
| C2: HP | Forced bypass control | Active-high input that immediately engages 60mΩ bypass FET, overriding automatic mode |
| C3/C4: IN1B/IN1A | PA converter input | Parallel-connected 2.7V–5.5V inputs for PA step-down stage; require 2.2µF ceramic bypass to PGND |
| D1: LDO1 | LDO1 output | 200mA low-noise regulated output; identical specs to LDO2; requires local 1µF ceramic bypass |
| D2: EN1 | LDO1 enable | Independent logic control for LDO1; allows selective powering of PA bias rails |
| D3/D4: PAB/PAA | PA bypass outputs | Direct battery-connected outputs during bypass mode; require 2.2µF ceramic bypass to PGND |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent LDO control | EN1 and EN2 allow per-rail sequencing and dynamic power gating of PA bias supplies |
| Hysteretic PWM architecture | Enables 7.5µs output voltage settling (0.8V→3.4V) and eliminates need for external compensation |
| Voltage-positioning feedback | Uses LX node sampling to cancel output capacitor phase lag, enabling stable 2.2µF ceramic output cap |
| Automatic + forced bypass modes | Seamless transition at VREFIN threshold (0.465×VIN2) or immediate activation via HP pin |
| Ultra-low LDO noise | 35µVRMS output noise and 70dB PSRR (10Hz–10kHz) preserve RF signal integrity |
| Thermal shutdown protection | Triggers at +160°C with 20°C hysteresis to prevent damage during sustained high-load operation |
Applications
| WCDMA Power Amplifier Supply | Smartphone PA Bias Management |
|---|---|
Use Scenario: Dynamic power delivery to WCDMA PA during varying transmit power levels (e.g., 0–24dBm). IC Role / Device Role / Timing Role: Primary PA supply regulator with DAC-controlled output voltage and automatic bypass for high-power bursts. Use Value: Enables >30% battery life extension vs. fixed-output solutions by minimizing dropout and optimizing efficiency across full PA load range. | Use Scenario: Simultaneous regulation of PA core voltage and two independent bias rails in multi-band smartphones. IC Role / Device Role / Timing Role: Single-chip integration of PA step-down converter + dual LDOs eliminates discrete regulators and saves >3mm² PCB area. Use Value: Reduces BOM count by 5+ components while maintaining 35µVRMS LDO noise critical for EVM compliance. |
| NCDMA Handset Transmitter | Wireless PDA RF Front-End |
Use Scenario: High-efficiency PA supply in CDMA2000 1x handsets requiring fast load transient response. IC Role / Device Role / Timing Role: 4MHz switching converter with 7.5µs settling time ensures stable PA voltage during rapid power ramp-up/down. Use Value: Meets stringent ACPR and adjacent channel leakage requirements by suppressing supply-induced spectral regrowth. | Use Scenario: Compact RF power management in handheld PDAs with space-limited front-end modules. IC Role / Device Role / Timing Role: 2mm × 2mm UCSP package provides highest power density among integrated PA regulators. Use Value: Enables placement directly beneath PA module, minimizing trace inductance and improving RF stability. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar PA power management applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX8805YEREEC+T | 2MHz switching frequency, same 2V/V gain and 600mA PA drive, but slower transient response (10.2µs settling) | Preferred where board-level EMI filtering is prioritized over minimum footprint | Select for designs sensitive to 4MHz switching harmonics or requiring relaxed inductor DCR tolerance |
| MAX8805XEREEC+T | 4MHz frequency and 2.5V/V gain (vs. 2V/V), 650mA PA drive, higher REFIN sensitivity (0.372×VIN2 bypass threshold) | Suitable for higher-voltage PA rails (e.g., 2.5V–3.3V) with tighter DAC resolution needs | Choose when system DAC outputs 0.32V–1.76V range and requires 2.5× scaling for 0.8V–4.4V PA output |
Compared with MAX8805YEREEC+T and MAX8805XEREEC+T, the MAX8805ZEWECC+T uniquely balances 4MHz speed, 2V/V linearity, and 600mA drive for mainstream WCDMA PA applications-offering optimal trade-off between size, noise, and dynamic response without requiring gain recalibration or layout changes.
Availability
MAX8805ZEWECC+T is available at Aetrix Electronics and suitable for WCDMA handset design, smartphone RF front-end development, and wireless PDA power management requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for MAX8805ZEWECC+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in high-performance analog, mixed-signal, and power management ICs for portable, automotive, and industrial applications.
The MAX8805 family was engineered specifically for dynamic PA power control in 3G cellular handsets, integrating step-down conversion, bypass FET, and dual LDOs to replace 6+ discrete components in space-constrained RF power chains.
FAQ
What is the switching frequency of the MAX8805ZEWECC+T?
The MAX8805ZEWECC+T operates at a fixed 4MHz switching frequency. This high frequency allows the use of small 2.2µF ceramic input and output capacitors, significantly reducing solution size compared to lower-frequency alternatives. It also shifts switching noise above sensitive RF bands, easing EMI filtering requirements in handset designs.
What output voltage range does the MAX8805ZEWECC+T support for the PA rail?
The MAX8805ZEWECC+T supports a dynamically adjustable PA output voltage from 0.4V to VBATT (up to 5.5V), set linearly by the analog REFIN input using a 2V/V gain. For example, a 0.9V REFIN produces ~1.8V at PAA/PAB. The device maintains regulation down to 0.4V while delivering up to 600mA, making it suitable for modern low-voltage PAs.
How does the bypass mode function in the MAX8805ZEWECC+T?
The MAX8805ZEWECC+T features both automatic and forced bypass modes. Automatic bypass engages when VREFIN exceeds 0.465×VIN2, connecting IN1A/IN1B directly to PAA/PAB via the internal 60mΩ p-channel FET. Forced bypass is triggered by driving the HP pin high. In either mode, the step-down converter enters 100% duty cycle, minimizing dropout and maximizing efficiency during high-power transmission bursts.
What are the key differences between the MAX8805ZEWECC+T and MAX8805YEREEC+T?
The MAX8805ZEWECC+T and MAX8805YEREEC+T share the same 2V/V gain, 600mA PA drive, and UCSP package, but differ in switching frequency (4MHz vs. 2MHz) and settling time (7.5µs vs. 10.2µs). The MAX8805ZEWECC+T achieves faster transient response and smaller external components, while the MAX8805YEREEC+T offers slightly better light-load efficiency and lower EMI fundamental frequency.
Can the dual LDOs in the MAX8805ZEWECC+T be used independently?
Yes, the MAX8805ZEWECC+T provides fully independent control of its two 200mA LDOs via separate EN1 and EN2 logic inputs. Each LDO can be enabled or disabled without affecting the other or the PA step-down converter. This enables flexible power sequencing-for example, powering LDO1 for PA bias while keeping LDO2 off until auxiliary circuitry is ready-reducing system standby current.
MAX8805ZEWECC+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 16-WFBGA, WLBGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Applications:
- Converter, WCDMA PA Power
- Voltage - Input:
- 2.7V ~ 5.5V
- Number of Outputs:
- 1
- Voltage - Output:
- 0.4V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-WLP
MAX8805ZEWECC+T FAQ
1.How can I place an order for MAX8805ZEWECC+T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX8805ZEWECC+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX8805ZEWECC+T reliable?
The price and inventory of MAX8805ZEWECC+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX8805ZEWECC+T is usually 5 days.
3.What payment methods are accepted for MAX8805ZEWECC+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX8805ZEWECC+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX8805ZEWECC+T?
MAX8805ZEWECC+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX8805ZEWECC+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX8805ZEWECC+T?
For technical support, including MAX8805ZEWECC+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX8805ZEWECC+T requirements.
6.How does Aetrix verify that MAX8805ZEWECC+T is sourced from the original manufacturer or authorized distributors?
All MAX8805ZEWECC+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX8805ZEWECC+T meets industry standards.
7.What is the process for return or replacement of MAX8805ZEWECC+T?
All MAX8805ZEWECC+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX8805ZEWECC+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX8805ZEWECC+T part is unused and in its original packaging.
Return procedure for MAX8805ZEWECC+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX8805ZEWECC+T Tags

-
TPS51206DSQR
Texas Instruments

-
TPS51200DRCR
Texas Instruments

-
TPS51200DRCT
Texas Instruments

-
TPS62740DSSR
Texas Instruments

-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi

-
RT9026GSP
Richtek USA Inc.

-
LP2998MRX/NOPB
Texas Instruments

-
TPS51200QDRCRQ1
Texas Instruments

-
DPA423GN-TL
Power Integrations

-
LM10011SD/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
