Analog Devices Inc./Maxim Integrated MAX8805ZEWEDD+T
- Part No.:
- MAX8805ZEWEDD+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Special Purpose Regulators
- Package:
- 16-WFBGA, WLBGA
- Datasheet:
-
MAX8805ZEWEDD+T.pdf
- Description:
- IC REG CONV WCDMA 1OUT 16WLP
- Quantity:
- Payment:

- Shipping:

Inventory:1,540
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX8805ZEWEDD+T from Maxim Integrated is a 4MHz, 600mA high-frequency step-down converter with integrated 60mΩ bypass FET and dual 200mA low-noise LDOs, designed specifically for dynamic power control of WCDMA/NCDMA power amplifiers in mobile handsets. It supports analog voltage positioning via REFIN input (2V/V gain), delivers 7.5µs settling time for 0.8V–3.4V output transitions, and operates from 2.7V–5.5V input.
For engineers reviewing the MAX8805ZEWEDD+T datasheet, MAX8805ZEWEDD+T pinout, MAX8805ZEWEDD+T application, or MAX8805ZEWEDD+T equivalent, key selection criteria include its 4MHz switching frequency for minimal external component count, automatic/forced bypass mode for PA efficiency optimization, dual independent LDO enable control, and 2mm × 2mm UCSP package compatibility with space-constrained RF front-end layouts.
Technical Context
The MAX8805ZEWEDD+T implements a hysteretic PWM control scheme enabling fast transient response and stable operation with only 2.2µF ceramic input/output capacitors. Its voltage-positioning feedback architecture removes phase lag by sampling LX directly, allowing precise load regulation (ΔVOUT ≈ 0.5 × LESR × ILOAD) without large output capacitance.
Bypass mode is triggered either automatically when VREFIN exceeds 0.465 × VIN2 or forcibly via HP logic input, engaging the 60mΩ p-channel MOSFET to connect IN1A/IN1B directly to PAA/PAB-enabling >1.2A total current delivery with sub-100mV dropout at 90mA while disabling the PWM stage.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Switching Frequency | 4MHz - enables use of compact 2.2µF ceramic input/output capacitors and reduces solution footprint vs. 2MHz variants. |
| REFIN-to-PA_ Gain | 2V/V - linear analog control allows continuous PA output voltage adjustment from 0.4V to VBATT with 2% gain accuracy. |
| PA Step-Down Output Current | 600mA - sufficient for medium-to-high-power WCDMA PA biasing under typical 3.6V battery conditions. |
| Bypass FET RDS(ON) | 60mΩ (typ) - ensures low dropout (<100mV at 90mA) and high efficiency during high-power transmission bursts. |
| LDO Output Noise | 35µVRMS (typ) - meets stringent RF PA bias noise requirements, minimizing AM-to-PM distortion. |
| Shutdown Current | 0.1µA - preserves battery life during idle or sleep modes in portable handset applications. |
| Operating Temperature | –40°C to +85°C - qualified for full industrial temperature range in handheld consumer electronics. |
Pinout & Package
MAX8805ZEWEDD+T is housed in a 16-bump, 2mm × 2mm × 0.7mm UCSP (Ultra Compact Silicon Package) with 4×4 bump grid and lead-free/RoHS-compliant finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A1: REFBP | Reference noise bypass node | Internal 1.25V bandgap reference output; requires 0.22µF ceramic capacitor to AGND for LDO noise reduction. |
| A2: AGND | Analog ground reference | Low-noise return path for REFBP, REFIN, and LDO feedback; must be isolated from PGND in layout. |
| A3: REFIN | Analog voltage control input | Sets PA output voltage as VPA_ = 2 × VREFIN; automatic bypass triggers at 0.465 × VIN2. |
| A4: PGND | Power ground for PA converter | High-current return for LX switch and bypass FET; separate from AGND to prevent noise coupling. |
| B1: LDO2 | Second LDO output | 200mA, low-noise regulated output (e.g., for PA driver stage); bypassed with 1µF ceramic to AGND. |
| B2: PA_EN | PA converter enable | Active-high logic input; tie to IN1_ or MCU GPIO to enter/exit shutdown (0.1µA IQ). |
| B3: EN2 | LDO2 enable | Independent logic control for LDO2; shutdown isolates output with 1kΩ internal pulldown. |
| B4: LX | Switch node | Connects to external inductor; carries high di/dt PWM current-requires short, wide trace to minimize EMI. |
| C1: IN2 | LDO & reference supply | 2.7V–5.5V input for LDO1/LDO2 and internal reference; bypassed with 2.2µF ceramic to AGND. |
| C2: HP | Forced bypass mode control | Active-high input that directly engages 60mΩ bypass FET regardless of REFIN level. |
| C3/C4: IN1B/IN1A | PA converter input supply | 2.7V–5.5V battery input; internally shorted; bypassed with 2.2µF ceramic to PGND. |
| D1: LDO1 | First LDO output | 200mA, low-noise regulated output (e.g., for PA bias control circuitry); bypassed with 1µF ceramic to AGND. |
| D2: EN1 | LDO1 enable | Independent logic control for LDO1; shutdown isolates output with 1kΩ internal pulldown. |
| D3/D4: PAB/PAA | PA output terminals | Connected to PA load; internally tied to IN1_ via bypass FET in bypass mode; bypassed with 2.2µF ceramic to PGND. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent LDO enable control | EN1 and EN2 allow selective activation of 200mA LDOs for staged power-up and dynamic PA subsystem management. |
| Automatic + forced bypass mode | Enables seamless transition between PWM regulation and direct battery connection-critical for WCDMA envelope tracking efficiency. |
| Hysteretic PWM control | Delivers 7.5µs output voltage settling time and eliminates need for external compensation components. |
| Voltage-positioning feedback | Compensates for inductor DCR drop in real time, reducing output overshoot during PA load transients by up to 50%. |
| Ultra-low LDO noise | 35µVRMS output noise and 70dB PSRR (10Hz–10kHz) ensure clean bias for sensitive RF power stages. |
Applications
| WCDMA Power Amplifier Supply | Smartphone RF Front-End |
|---|---|
Use Scenario: Dynamically adjusting PA supply voltage across WCDMA transmit power levels (0–30dBm) to maximize efficiency and linearity. IC Role / Device Role / Timing Role: Primary PA supply regulator with analog REFIN-controlled output and automatic bypass for peak power bursts. Use Value: Reduces average PA power consumption by >25% compared to fixed-supply architectures, extending talk time. | Use Scenario: Providing clean, independently controlled bias rails for multi-stage PA modules and driver ICs in LTE/WCDMA smartphones. IC Role / Device Role / Timing Role: Dual-LDO + buck source delivering 2.8V/3.0V bias and dynamically scaled VCC_PA from single battery rail. Use Value: Eliminates need for three discrete regulators, saving >12mm² PCB area and simplifying thermal design. |
| Wireless PDA Baseband Power | NCDMA Handset Transmitter |
Use Scenario: Supporting variable-envelope transmission in legacy wireless PDAs with tight board space and battery life constraints. IC Role / Device Role / Timing Role: High-efficiency step-down converter with fast load transient response (≤10µs) for baseband-controlled PA supply. Use Value: Maintains PA linearity during rapid power ramp-up/down without output droop or overshoot. | Use Scenario: Enabling high-efficiency transmit operation in NCDMA handsets where PA supply must track CDMA waveform envelope. IC Role / Device Role / Timing Role: Analog-controlled buck converter with 4MHz switching and 60mΩ bypass FET for burst-mode conduction. Use Value: Achieves >92% peak efficiency in bypass mode and >88% in PWM mode at 3.6V input, directly improving battery runtime. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar PA power management applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX8805YERExy+T | 2MHz switching frequency, same 2V/V REFIN gain, 600mA output, identical pinout and package | Better efficiency at light loads; larger inductors/capacitors required due to lower frequency | Select when optimizing for efficiency over size, or when system EMI profile favors 2MHz fundamental. |
| MAX8805XERExy+T | 4MHz switching frequency, 2.5V/V REFIN gain, 650mA output, identical pinout and package | Higher output current and different gain scaling require REFIN voltage recalibration in firmware/hardware | Select when higher PA drive capability is needed and REFIN DAC resolution permits 2.5× scaling. |
Compared with MAX8805YERExy+T, MAX8805ZEWEDD+T offers smaller passive components and tighter layout tolerance due to 4MHz operation; compared with MAX8805XERExy+T, it provides lower REFIN voltage range for same PA output, easing DAC design but limiting maximum VPA_ at fixed VBATT.
Availability
MAX8805ZEWEDD+T is available at Aetrix Electronics and suitable for WCDMA/NCDMA handset design, smartphone RF front-end development, and wireless PDA power management requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for MAX8805ZEWEDD+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in high-performance analog, mixed-signal, and power management ICs for industrial, communications, and consumer applications.
The MAX8805 family is engineered for dynamic PA power control in 3G cellular handsets, integrating step-down conversion, bypass FET, and dual LDOs into a single ultra-compact UCSP to replace discrete solutions and reduce RF subsystem complexity.
FAQ
What is the switching frequency of the MAX8805ZEWEDD+T and why does it matter?
The MAX8805ZEWEDD+T operates at 4MHz. This high frequency allows the use of small 2.2µF ceramic input and output capacitors and minimizes inductor size-reducing total solution footprint by up to 40% versus 2MHz alternatives like the MAX8805Y. It also improves transient response and shifts switching noise above sensitive RF bands.
How does the MAX8805ZEWEDD+T handle high-power PA transmission bursts?
The MAX8805ZEWEDD+T handles high-power bursts using its integrated 60mΩ bypass FET. When triggered-either automatically (via REFIN threshold) or forcibly (via HP pin)-it connects the battery directly to the PA outputs (PAA/PAB), delivering >1.2A with <100mV dropout while disabling the PWM stage to eliminate switching losses.
What is the REFIN-to-PA_ gain for the MAX8805ZEWEDD+T and how is it used?
The MAX8805ZEWEDD+T has a 2V/V REFIN-to-PA_ gain. A DAC-driven analog voltage applied to REFIN (0.4V–2.0V) sets the PA output as VPA_ = 2 × VREFIN, enabling continuous, noise-immune power adjustment across the full WCDMA transmit range without digital interface overhead.
Can the dual LDOs on the MAX8805ZEWEDD+T be used independently?
Yes-the MAX8805ZEWEDD+T provides independent enable inputs (EN1 and EN2) for each 200mA LDO. This allows staggered power-up, selective powering of PA bias circuits, and dynamic shutdown of unused LDOs to reduce quiescent current-critical for battery-operated handset sleep modes.
What package type and dimensions does the MAX8805ZEWEDD+T use?
The MAX8805ZEWEDD+T uses a 16-bump, 2mm × 2mm × 0.7mm UCSP (Ultra Compact Silicon Package) with lead-free/RoHS-compliant finish. Its 4×4 bump grid and low profile make it ideal for thin, space-constrained mobile handset PCBs where thermal and EMI performance are tightly coupled to package geometry.
MAX8805ZEWEDD+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 16-WFBGA, WLBGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Applications:
- Converter, WCDMA PA Power
- Voltage - Input:
- 2.7V ~ 5.5V
- Number of Outputs:
- 1
- Voltage - Output:
- 0.4V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-WLP
MAX8805ZEWEDD+T FAQ
1.How can I place an order for MAX8805ZEWEDD+T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX8805ZEWEDD+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX8805ZEWEDD+T reliable?
The price and inventory of MAX8805ZEWEDD+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX8805ZEWEDD+T is usually 5 days.
3.What payment methods are accepted for MAX8805ZEWEDD+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX8805ZEWEDD+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX8805ZEWEDD+T?
MAX8805ZEWEDD+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX8805ZEWEDD+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX8805ZEWEDD+T?
For technical support, including MAX8805ZEWEDD+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX8805ZEWEDD+T requirements.
6.How does Aetrix verify that MAX8805ZEWEDD+T is sourced from the original manufacturer or authorized distributors?
All MAX8805ZEWEDD+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX8805ZEWEDD+T meets industry standards.
7.What is the process for return or replacement of MAX8805ZEWEDD+T?
All MAX8805ZEWEDD+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX8805ZEWEDD+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX8805ZEWEDD+T part is unused and in its original packaging.
Return procedure for MAX8805ZEWEDD+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX8805ZEWEDD+T Tags

-
TPS51206DSQR
Texas Instruments

-
TPS51200DRCR
Texas Instruments

-
TPS51200DRCT
Texas Instruments

-
TPS62740DSSR
Texas Instruments

-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi

-
RT9026GSP
Richtek USA Inc.

-
LP2998MRX/NOPB
Texas Instruments

-
TPS51200QDRCRQ1
Texas Instruments

-
DPA423GN-TL
Power Integrations

-
LM10011SD/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
