Analog Devices Inc./Maxim Integrated MAX8836ZEREEE+
- Part No.:
- MAX8836ZEREEE+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 16-WFBGA, CSPBGA
- Datasheet:
-
MAX8836ZEREEE+.pdf
- Description:
- Switching Regulator
- Quantity:
- Payment:

- Shipping:

Inventory:1,860
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
The MAX8836ZEREEE+ from Maxim Integrated is a 1.2A high-frequency PWM step-down converter with integrated 200mA low-noise LDO, optimized for PA power in WCDMA/CDMA handsets. It delivers fixed 3.1V or 3.4V output via HP pin selection, features 60mΩ bypass FET for ultra-low dropout, ±2% output voltage accuracy, and operates from 2.7V to 5.5V input.
For engineers reviewing the MAX8836ZEREEE+ datasheet, MAX8836ZEREEE+ pinout, MAX8836ZEREEE+ application, or MAX8836ZEREEE+ equivalent, this device supports fast transient response (25µs settling), high PSRR (65dB typ), low LDO noise (35µVRMS typ), and dual independent enable control (PA_EN/EN2) for power sequencing in RF front-end designs.
Technical Context
The MAX8836ZEREEE+ integrates two independent regulated outputs: a hysteretic PWM buck converter with voltage-positioning feedback for stable operation with small ceramic capacitors, and a separate low-noise LDO with bandgap reference and internal 1.25V reference. Its automatic bypass mode engages above 99% duty cycle using a dedicated 60mΩ p-channel FET, decoupled from switching noise by routing IN2 separately.
Control logic enables independent activation of the PA converter (PA_EN) and LDO2 (EN2), each with internal 800kΩ pulldown resistors. Thermal shutdown at +160°C with 20°C hysteresis protects against sustained overload, while soft-start limits inrush current during Li+-battery startup.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage Options | 3.1V (HP = 1) or 3.4V (HP = 0); factory-fixed, no external resistor network required |
| PA Output Current | 1.2A continuous; supports peak PA loads without external current-sense components |
| LDO2 Output Current | 200mA guaranteed; sufficient for biasing RF transceivers or baseband processors |
| LDO2 Output Noise | 35µVRMS (100Hz–100kHz); enables clean supply for sensitive RF analog circuitry |
| Bypass FET RDS(ON) | 60mΩ typical; reduces dropout to <100mV at 1A, extending battery runtime in transmit bursts |
| Shutdown Current | 0.1µA typical; minimizes quiescent drain during phone standby or sleep modes |
| Input Voltage Range | 2.7V to 5.5V; compatible with single-cell Li+ (3.0–4.2V) and legacy alkaline/NiMH sources |
Pinout & Package
MAX8836ZEREEE+ uses a 16-bump, 2mm × 2mm × 0.7mm UCSP package (R162A2+1) with bottom-side bumps. The package supports fine-pitch PCB assembly and thermal performance matching the WLP variant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A1 (REFBP) | Reference noise bypass | Internal 1.25V reference node; requires 0.22µF ceramic cap to AGND for LDO noise reduction |
| A2 (AGND) | Analog ground | Low-noise reference plane for LDO and reference circuits; must share common ground plane with PGND |
| A3 (N.I.C.) | Not internally connected | Thermal pad; connect to AGND for improved heat dissipation and EMI shielding |
| A4 (PGND) | Power ground | Return path for PA converter switching current; separate from AGND but tied on PCB plane |
| B1 (LDO2) | LDO output | 200mA regulated output; requires 1µF ceramic cap near pin for stability under full load |
| B2 (PA_EN) | PA converter enable | Active-high logic input; internal 800kΩ pulldown ensures safe default-off state |
| B3 (EN2) | LDO2 enable | Independent active-high enable; allows sequenced power-up of PA and bias rails |
| B4 (LX) | Switch node | Connection to external inductor; carries high di/dt switching current-must be routed short and wide |
| C1 (IN2) | LDO & reference supply | Input for LDO2 and internal reference; must match IN1A/IN1B source to prevent false bypass trigger |
| C2 (HP) | Output voltage select | Digital select pin: HP = 0 → 3.4V, HP = 1 → 3.1V; internal 800kΩ pulldown sets default 3.4V |
| C3/C4 (IN1B/IN1A) | PA converter input | Parallel-connected inputs for 1.2A buck stage; require 4.7µF ceramic bypass each to PGND |
| D3/D4 (PAB/PAA) | PA output (bypass path) | Direct connection to IN1A/IN1B during bypass mode; require 4.7µF ceramic caps to PGND |
Key Features
| Feature | Design Value |
|---|---|
| Hysteretic PWM control | Enables 1.6MHz switching with zero external compensation-supports 2.2µH inductor and tiny ceramic caps |
| Voltage-positioning feedback | Removes phase lag from output capacitor; stabilizes loop with <5µF output capacitance |
| Independent dual-enable logic | PA_EN and EN2 allow staggered startup/shutdown to avoid supply rail collapse during RF burst transitions |
| Automatic bypass mode | Engages above 99% duty cycle using IN2-referenced threshold-eliminates switching noise coupling into PA supply |
| Ultra-low LDO noise | 35µVRMS output noise with 65dB PSRR up to 10kHz-meets stringent spectral purity requirements for LTE/WCDMA PA bias |
Applications
| WCDMA Power Amplifier Supply | CDMA Transmitter Bias Rail |
|---|---|
Use Scenario: Delivering stable 3.4V to WCDMA PA during high-duty-cycle transmission bursts. IC Role / Device Role / Timing Role: Dual-output PMIC providing switched PA voltage and low-noise bias for driver stages. Use Value: Bypass mode reduces dropout to <100mV at 1A, preserving battery headroom and minimizing thermal stress during 3G transmit peaks. |
Use Scenario: Generating clean 3.1V PA supply and 2.85V LDO2 bias for CDMA handset front-end ICs. IC Role / Device Role / Timing Role: Integrated buck-LDO regulator enabling compact RF power management with independent enable sequencing. Use Value: 25µs output voltage settling between 3.1V/3.4V modes supports rapid PA gain-state changes without droop-induced distortion. |
| Smartphone RF Front-End | Wireless PDA Baseband Power |
Use Scenario: Powering multi-band PA modules requiring low-noise, fast-transient supplies in space-constrained layouts. IC Role / Device Role / Timing Role: Compact 2mm × 2mm dual-regulator managing both high-current PA rail and sensitive analog bias rails. Use Value: 35µVRMS LDO noise and 65dB PSRR suppress switching artifacts, preventing LO pulling and adjacent-channel interference. |
Use Scenario: Supplying regulated 2.85V to baseband processor I/O or memory interfaces in legacy wireless PDAs. IC Role / Device Role / Timing Role: Secondary LDO output delivering low-noise, thermally robust power independent of main PA switching activity. Use Value: Shutdown current of 0.1µA extends standby time; thermal shutdown at +160°C prevents field failures during sustained high-temperature operation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output PA power management applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX8835ZEREEE+ | Same UCSP package and pinout; lacks LDO2 output and REFBP bypass node-only provides buck output | Cannot replace MAX8836ZEREEE+ where low-noise LDO bias is required for RF analog blocks | Select MAX8835ZEREEE+ only if system uses separate LDO for bias or tolerates higher noise on PA supply |
| TPS62231RGTR | Single 1.2A buck converter (no integrated LDO); 3mm × 3mm QFN package; 2.05V–6.5V input range | Requires external LDO for clean bias rail; larger footprint and different thermal profile than MAX8836ZEREEE+ | Choose TPS62231RGTR when board space allows larger package and design can accommodate discrete LDO integration |
Compared with MAX8836ZEREEE+, MAX8835ZEREEE+ saves cost and complexity where LDO functionality is unnecessary, while TPS62231RGTR offers wider input range and higher max junction temperature but demands additional components and layout area for equivalent functionality.
Availability
MAX8836ZEREEE+ is available at Aetrix Electronics and suitable for WCDMA/CDMA handset production, smartphone RF front-end development, and wireless PDA power management requiring stable component supply across automotive-grade temperature ranges (-40°C to +85°C).
Supply support for MAX8836ZEREEE+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog, mixed-signal, and power management ICs for demanding applications in communications, computing, and industrial systems.
The MAX8836ZEREEE+ belongs to Maxim's high-efficiency RF power management product line, engineered specifically for low-noise, fast-transient PA supply in 3G/4G mobile handsets with strict size and thermal constraints.
FAQ
What output voltages does the MAX8836ZEREEE+ support, and how are they selected?
The MAX8836ZEREEE+ provides two fixed output voltages: 3.4V when HP = 0 (default, pulled down internally), and 3.1V when HP = 1. This selection is digital and non-volatile-no external resistors or programming are needed. Both outputs maintain ±2% accuracy over temperature and load, and the 25µs settling time between levels supports rapid PA gain switching in WCDMA/CDMA protocols.
How does the MAX8836ZEREEE+ achieve ultra-low dropout in bypass mode?
The MAX8836ZEREEE+ achieves ultra-low dropout using an integrated 60mΩ p-channel MOSFET that directly connects IN1A/IN1B to PAA/PAB during bypass mode. At 1A load, this yields <100mV dropout-critical for maintaining PA efficiency near end-of-battery life. The bypass threshold is referenced to IN2 (not IN1) to avoid false triggering from switching noise, ensuring reliable engagement only during true high-duty-cycle conditions.
Can the MAX8836ZEREEE+ LDO2 output be used independently of the PA converter?
Yes-the MAX8836ZEREEE+ LDO2 output (200mA, 2.85V) is fully independent: it has its own enable pin (EN2), input supply (IN2), and reference (REFBP). It operates even when PA_EN = 0 and the buck stage is disabled. This allows flexible power sequencing-for example, powering baseband logic before enabling the PA rail-and maintains low 35µVRMS noise regardless of buck-stage activity.
What is the purpose of the REFBP pin on the MAX8836ZEREEE+, and how should it be decoupled?
The REFBP pin on the MAX8836ZEREEE+ provides access to the internal 1.25V bandgap reference used by both the buck and LDO regulators. Bypassing REFBP to AGND with a 0.22µF ceramic capacitor reduces reference noise coupling into the LDO output, directly lowering LDO2 output noise to 35µVRMS. During shutdown, REFBP is internally pulled down through a 1kΩ resistor-no external pull-down is needed.
Does the MAX8836ZEREEE+ require external compensation components for stability?
No-the MAX8836ZEREEE+ uses a hysteretic PWM control architecture with voltage-positioning feedback, eliminating the need for external compensation. Its loop stability is inherent: the feedback path samples the LX node directly, removing phase lag from the output capacitor. This allows stable operation with as little as 4.7µF ceramic output capacitance and no external RC networks-reducing BOM count and PCB area.
MAX8836ZEREEE+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 16-WFBGA, CSPBGA
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Topology:
- Step-Down (Buck) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 1.6MHz
- Voltage/Current - Output 1:
- 3.1V/3.4V, 1.2A
- Voltage/Current - Output 2:
- 2.85V, 200mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-UCSP (2.08x2.08)
MAX8836ZEREEE+ FAQ
1.How can I place an order for MAX8836ZEREEE+ through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX8836ZEREEE+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX8836ZEREEE+ reliable?
The price and inventory of MAX8836ZEREEE+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX8836ZEREEE+ is usually 5 days.
3.What payment methods are accepted for MAX8836ZEREEE+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX8836ZEREEE+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX8836ZEREEE+?
MAX8836ZEREEE+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX8836ZEREEE+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX8836ZEREEE+?
For technical support, including MAX8836ZEREEE+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX8836ZEREEE+ requirements.
6.How does Aetrix verify that MAX8836ZEREEE+ is sourced from the original manufacturer or authorized distributors?
All MAX8836ZEREEE+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX8836ZEREEE+ meets industry standards.
7.What is the process for return or replacement of MAX8836ZEREEE+?
All MAX8836ZEREEE+ units undergo pre-shipment inspection (PSI). If there is an issue with MAX8836ZEREEE+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX8836ZEREEE+ part is unused and in its original packaging.
Return procedure for MAX8836ZEREEE+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX8836ZEREEE+ Tags

-
TPS6521905RHBR
Texas Instruments

-
MIC3385YHL-TR
Microchip Technology

-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments

-
A4402KLPTR-T
Allegro MicroSystems

-
BD71847AMWV-E2
ROHM Semiconductor

-
ADP5040ACPZ-1-R7
Analog Devices Inc.

-
LT3048IDC#TRPBF
Analog Devices Inc.

-
ADP5037ACPZ-R7
Analog Devices Inc.

-
XRP7714ILB-F
MaxLinear, Inc.

-
LTC3260EDE#TRPBF
Analog Devices Inc.

-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
