Analog Devices Inc./Maxim Integrated MAX8836ZEWEEE+T
- Part No.:
- MAX8836ZEWEEE+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- -
- Datasheet:
-
MAX8836ZEWEEE+T.pdf
- Description:
- IC REG
- Quantity:
- Payment:

- Shipping:

Inventory:77,500
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
The MAX8836ZEWEEE+T from Maxim Integrated is a high-frequency, dual-output power management IC integrating a 1.2A PWM step-down converter for PA supply and a 200mA low-noise LDO (LDO2) with 35µVRMS output noise. It delivers fixed 3.1V or 3.4V PA output via HP pin selection, features 60mΩ bypass FET for ultra-low dropout at 100% duty cycle, and operates from 2.7V to 5.5V input across -40°C to +85°C. It targets RF power amplifier biasing in WCDMA/CDMA handsets where fast transient response and low noise are critical.
For engineers reviewing the MAX8836ZEWEEE+T datasheet, MAX8836ZEWEEE+T pinout, MAX8836ZEWEEE+T application, or MAX8836ZEWEEE+T equivalent, this page provides verified technical context, validated pin functions, confirmed package mapping to 16-bump 2mm × 2mm WLP, and two rigorously cross-checked alternative parts - all derived exclusively from Maxim's official documentation and electrical characteristics tables.
Technical Context
The MAX8836ZEWEEE+T implements a hysteretic PWM control scheme for the PA step-down converter, enabling sub-25µs settling time during 3.1V ↔ 3.4V output transitions and eliminating phase-lag instability through LX-node DC feedback. Its dual-regulation architecture separates PA switching (IN1A/IN1B inputs, PAA/PAB outputs) from LDO2 biasing (IN2 input, LDO2 output), with independent logic enables (PA_EN, EN2) and thermal shutdown at +160°C.
Bypass mode engages automatically above ~99% duty cycle using an internal p-channel MOSFET (60mΩ typical on-resistance), directly connecting IN1A/IN1B to PAA/PAB while forcing 100% PWM operation. The LDO2 employs a p-channel pass device with 70mV dropout at 100mA, 65dB PSRR (10Hz–10kHz), and factory-trimmed 2.85V output voltage.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| PA Output Current | 1.2A max - supports high-power RF PA stages without external current boosting |
| PA Output Voltage Options | 3.1V (HP = 1) or 3.4V (HP = 0) - selectable via single logic pin for multi-standard RF front-end compatibility |
| LDO2 Output Noise | 35µVRMS (100Hz–100kHz) - ensures minimal phase noise injection into sensitive RF receivers |
| Bypass FET On-Resistance | 60mΩ typical - enables <100mV dropout at 1.5A load, extending battery runtime during TX bursts |
| Shutdown Current | 0.1µA typical - meets stringent standby power requirements in cellular handset sleep modes |
| Input Voltage Range | 2.7V to 5.5V - compatible with single-cell Li+ (2.7V–4.2V) and regulated 3.3V/5V system rails |
| Output Voltage Accuracy | ±2% - guarantees stable PA bias under varying battery voltage and temperature (-40°C to +85°C) |
Pinout & Package
MAX8836ZEWEEE+T is packaged in a 16-bump, 2mm × 2mm × 0.7mm Wafer-Level Package (WLP) with 0.4mm bump pitch and bottom-side interconnects. Thermal performance is enhanced by connecting N.I.C. (A3) to AGND.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A1 (REFBP) | Reference noise bypass | Internal bandgap reference node; requires 0.22µF ceramic cap to AGND to suppress LDO2 output noise |
| A2 (AGND) | Analog ground | Low-noise reference for LDO2 and REFBP; must share common ground plane with PGND |
| A4 (PGND) | Power ground | Return path for PA step-down converter; separate from AGND but connected via shared copper plane |
| B1 (LDO2) | LDO regulator output | 200mA, 2.85V fixed output; requires 1µF ceramic cap near pin for stability and PSRR optimization |
| B2 (PA_EN) | PA converter enable | Active-high logic input; internally pulled down (800kΩ); controls PWM/LX switching and bypass FET |
| B3 (EN2) | LDO2 enable | Active-high logic input; internally pulled down (800kΩ); disables LDO2 and pulls output to AGND via 1kΩ |
| C1 (IN2) | LDO2 & reference supply | 2.7V–5.5V input for LDO2 and internal reference; must tie to same source as IN1A/IN1B to prevent false bypass trigger |
| C2 (HP) | PA output voltage select | Logic-selectable PA output: HP = 0 → 3.4V, HP = 1 → 3.1V; internally pulled down (800kΩ) |
| C3/C4 (IN1B/IN1A) | PA converter input | Dual-input battery connection (internally shorted); each requires 4.7µF ceramic bypass to PGND |
| D3/D4 (PAB/PAA) | PA output terminals | Connect to RF PA supply rail; bypassed with 4.7µF ceramic caps; tied to IN1A/IN1B via bypass FET in 100% mode |
Key Features
| Feature | Design Value |
|---|---|
| Hysteretic PWM control | Enables 25µs output voltage settling and eliminates need for external compensation network |
| Voltage-positioning load regulation | Uses LX-node feedback to cancel output capacitor phase lag, allowing stable operation with ≤4.7µF ceramic output cap |
| Auto-bypass mode | Engages when duty cycle exceeds ~99%, reducing dropout to <100mV at 1.5A without control-loop intervention |
| Independent enable logic | PA_EN and EN2 allow staggered power-up sequencing and dynamic PA/LDO power gating in baseband processors |
| Thermal shutdown with hysteresis | Shuts down at +160°C junction temp and restarts after 20°C cooldown, preventing latch-up during sustained overload |
Applications
| WCDMA Handset PA Bias | CDMA Transmitter Power Supply |
|---|---|
|
Use Scenario: Supplies 3.4V bias to WCDMA power amplifier during high-power uplink transmission. IC Role / Device Role / Timing Role: Dual-regulator PMIC delivering fast-settling, low-noise PA voltage and clean LDO2 bias for RF front-end ICs. Use Value: 60mΩ bypass FET reduces dropout to 90mV at 1.5A, extending talk time by minimizing battery voltage sag during TX bursts. |
Use Scenario: Powers CDMA Class AB PA requiring precise 3.1V supply with rapid load transient response. IC Role / Device Role / Timing Role: Hysteretic PWM controller with 25µs settling time ensures stable PA voltage during CDMA slot-based modulation. Use Value: Voltage-positioning feedback maintains ±15mV regulation over 0–1.2A load range, preventing AM-to-PM distortion. |
| Smartphone RF Front-End | Wireless PDA Baseband Power |
|
Use Scenario: Provides 2.85V LDO2 output to bias low-noise amplifiers (LNAs) and mixer LO buffers. IC Role / Device Role / Timing Role: Low-noise LDO section with 35µVRMS noise and 65dB PSRR isolates analog RF blocks from digital switching noise. Use Value: 1µF output capacitor achieves >60dB PSRR at 1MHz, suppressing digital supply noise coupling into receiver sensitivity. |
Use Scenario: Delivers sequenced power to baseband processor I/O and memory interfaces during wake-up from deep sleep. IC Role / Device Role / Timing Role: Independent PA_EN and EN2 enables controlled power ramp-up of PA and LDO2 subsystems. Use Value: 0.1µA shutdown current meets 10µA system-level standby budget for wireless PDAs with long idle periods. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output RF power management applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX8837ZEWEEE+T | Same 16-bump WLP package and pinout; differs only in factory-trimmed LDO2 output (2.75V vs. 2.85V) | Targeted at systems requiring lower LDO2 bias voltage for newer RF ICs with reduced gate threshold | Select MAX8837ZEWEEE+T only if 2.75V LDO2 output is explicitly required; otherwise MAX8836ZEWEEE+T is preferred for 2.85V compatibility |
| MAX8835ZEWEEE+T | Omits LDO2 section entirely; PA converter only with identical 3.1V/3.4V output, 1.2A capability, and bypass FET | Suitable for designs where LDO2 functionality is implemented externally or not needed | Choose MAX8835ZEWEEE+T when LDO2 is redundant; MAX8836ZEWEEE+T is mandatory when integrated 200mA low-noise LDO is required |
Compared with MAX8837ZEWEEE+T and MAX8835ZEWEEE+T, the MAX8836ZEWEEE+T uniquely integrates both the 1.2A PA buck converter and the 200mA 2.85V LDO2 in one 2mm × 2mm WLP, eliminating board space and BOM count versus discrete solutions while maintaining identical enable timing and thermal behavior.
Availability
MAX8836ZEWEEE+T is available at Aetrix Electronics and suitable for WCDMA handset design, CDMA transmitter development, and smartphone RF front-end integration requiring stable component supply, full RoHS compliance, and guaranteed -40°C to +85°C operation.
Supply support for MAX8836ZEWEEE+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in precision analog, mixed-signal, and power management ICs for communications, computing, and consumer applications.
The MAX8836ZEWEEE+T belongs to Maxim's RF power management product line, designed specifically to address the dual-rail (PA + LNA/mixer bias) voltage requirements and ultra-low-noise constraints of 3G cellular transceivers.
FAQ
What is the function of the HP pin on the MAX8836ZEWEEE+T?
The HP pin on the MAX8836ZEWEEE+T selects the PA output voltage: when HP = 0, the device regulates to 3.4V; when HP = 1, it regulates to 3.1V. This pin is internally pulled down with an 800kΩ resistor, so leaving it unconnected defaults to 3.4V operation. The selection is static and does not affect LDO2 output, which remains fixed at 2.85V regardless of HP state. This dual-voltage capability allows the MAX8836ZEWEEE+T to support multiple RF standards within a single hardware platform.
How does the MAX8836ZEWEEE+T enter bypass mode, and what triggers it?
The MAX8836ZEWEEE+T enters bypass mode automatically when the PA step-down converter operates above ~99% duty cycle, connecting IN1A/IN1B directly to PAA/PAB via its internal 60mΩ p-channel MOSFET. This is triggered by input-to-output voltage conditions-not by external logic-and uses IN2 (not IN1) as the sensing reference to avoid false triggering from switching noise. In bypass mode, the PWM section is forced into 100% duty cycle while the low-RDS(ON) FET minimizes dropout, delivering up to 1.5A with <100mV loss. The MAX8836ZEWEEE+T exits bypass mode when duty cycle falls below threshold.
What is the recommended output capacitor for the LDO2 section of the MAX8836ZEWEEE+T?
The MAX8836ZEWEEE+T LDO2 section requires a minimum 1µF ceramic output capacitor for stable operation at full 200mA load across the -40°C to +85°C temperature range. For loads under 10mA, a 0.1µF capacitor suffices. X5R or X7R dielectric ceramics are strongly recommended due to their stable capacitance and low ESR; Z5U or Y5V types require ≥2.2µF to ensure stability below -10°C. Larger capacitors improve PSRR, reduce output noise, and enhance load-transient response-critical when powering noise-sensitive RF components like LNAs or mixers from the MAX8836ZEWEEE+T LDO2 output.
Can the MAX8836ZEWEEE+T operate with different input sources for IN1A/IN1B and IN2?
No-the MAX8836ZEWEEE+T requires IN2 to be connected to the same voltage source as IN1A and IN1B. This is explicitly mandated in the datasheet to prevent false triggering of automatic bypass mode, since IN2 serves as the reference for bypass detection. Using separate supplies introduces voltage differentials that disrupt the bypass threshold accuracy and may cause erratic mode transitions. All three inputs (IN1A, IN1B, IN2) must share a common battery or regulated rail, with individual 4.7µF (IN1) and 2.2µF (IN2) ceramic bypass capacitors placed close to their respective pins and AGND/PGND planes.
What is the thermal shutdown behavior of the MAX8836ZEWEEE+T?
The MAX8836ZEWEEE+T activates thermal shutdown when its junction temperature exceeds +160°C, turning off all power switches (PWM and bypass FET) and pulling LDO2 to AGND via a 1kΩ internal resistor. After shutdown, the device remains inactive until the junction cools by 20°C (to ~+140°C), at which point it restarts with soft-start. This hysteresis prevents thermal oscillation. During continuous overload, the MAX8836ZEWEEE+T exhibits pulsed output behavior-cycling between active regulation and shutdown-making it essential to verify PCB copper area, airflow, and ambient temperature in high-power applications to avoid sustained thermal limiting.
MAX8836ZEWEEE+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- *
- Package/Case:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- Topology:
- -
- Number of Outputs:
- -
- Frequency - Switching:
- -
- Voltage/Current - Output 1:
- -
- Voltage/Current - Output 2:
- -
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- -
- w/Supervisor:
- -
- w/Sequencer:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
MAX8836ZEWEEE+T FAQ
1.How can I place an order for MAX8836ZEWEEE+T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX8836ZEWEEE+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX8836ZEWEEE+T reliable?
The price and inventory of MAX8836ZEWEEE+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX8836ZEWEEE+T is usually 5 days.
3.What payment methods are accepted for MAX8836ZEWEEE+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX8836ZEWEEE+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX8836ZEWEEE+T?
MAX8836ZEWEEE+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX8836ZEWEEE+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX8836ZEWEEE+T?
For technical support, including MAX8836ZEWEEE+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX8836ZEWEEE+T requirements.
6.How does Aetrix verify that MAX8836ZEWEEE+T is sourced from the original manufacturer or authorized distributors?
All MAX8836ZEWEEE+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX8836ZEWEEE+T meets industry standards.
7.What is the process for return or replacement of MAX8836ZEWEEE+T?
All MAX8836ZEWEEE+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX8836ZEWEEE+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX8836ZEWEEE+T part is unused and in its original packaging.
Return procedure for MAX8836ZEWEEE+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX8836ZEWEEE+T Tags

-
TPS6521905RHBR
Texas Instruments

-
MIC3385YHL-TR
Microchip Technology

-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments

-
A4402KLPTR-T
Allegro MicroSystems

-
BD71847AMWV-E2
ROHM Semiconductor

-
ADP5040ACPZ-1-R7
Analog Devices Inc.

-
LT3048IDC#TRPBF
Analog Devices Inc.

-
ADP5037ACPZ-R7
Analog Devices Inc.

-
XRP7714ILB-F
MaxLinear, Inc.

-
LTC3260EDE#TRPBF
Analog Devices Inc.

-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

