Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi MC10109L

Name: MC10109L
Brand: onsemi
SKU: MC10109L
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: MC10109L

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: -

Datasheet:: MC10109L.pdf

Description:: IC GATE OR/NOR

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:879

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

MC10109L from ON Semiconductor is a dual 4–5-input ECL OR/NOR gate in ceramic DIP-16 package, delivering 2.0 ns typical propagation delay, 2.0 ns typical rise/fall time (20%–80%), and 30 mW typical power dissipation per gate. It operates with V_EE = –5.2 V and supports high-speed logic interfacing in telecom line cards and test equipment.

For engineers reviewing the MC10109L datasheet, pinout, applications, or equivalent options, this page provides verified electrical parameters, terminal roles, thermal and loading conditions, MECL 10,000-series compatibility, and validated alternative options for high-speed logic design.

Technical Context

The MC10109L implements two independent ECL gates: one with four inputs (A1–A4) and one with five inputs (B1–B5), each configurable as OR or NOR via output polarity selection. All outputs are differential (complementary AOUT/AOUT and BOUT/BOUT), referenced to V_EE = –5.2 V and terminated into 50 Ω to –2.0 V.

It complies with MECL 10,000 series DC specifications across –30°C to +85°C, with VOH = –0.890 V (min), VOL = –1.850 V (max) at +25°C, and input thresholds VIHA = –1.105 V and VILA = –1.475 V. Switching performance is specified under 50 Ω load with transverse airflow ≥500 fpm.

Key Specifications

Parameter	Value and Actual Design Meaning
Propagation delay	2.0 ns typical (t_pd), measured between input transition and 50% output crossing under 50 Ω load - enables ≤500 MHz toggle rates in critical paths.
Rise/fall time	2.0 ns typical (20%–80%), confirming fast edge integrity for ECL-compatible clock distribution and data strobing.
Supply voltage	V_CC1/V_CC2 = GND, V_EE = –5.2 V - requires negative rail biasing and differential termination to –2.0 V for valid logic levels.
Output voltage swing	VOH = –0.810 V min, VOL = –1.850 V max at +25°C - defines 1.04 V differential swing compatible with MECL 10K receivers.
Power dissipation	30 mW typical per gate (no load) - implies ~60 mW total quiescent draw, requiring thermal-aware PCB layout in dense logic arrays.
Input current	I_inH = 265 µA max, I_inL = 0.5 µA max - low-leakage inputs reduce fanout loading and simplify driver stage design.

Pinout & Package

Ceramic Dual-In-Line Package (CDIP-16), Case 620, 0.300" wide body, hermetically sealed for high-reliability industrial and telecom applications.

Pin/Terminal	Circuit Role	Design Meaning
1, 16	V_CC1, V_CC2	Ground reference pins for both gates - must be connected to system GND; not power inputs.
8	V_EE	Negative supply rail (–5.2 V) - common bias for all internal transistors and output stages.
2, 3	AOUT, AOUT	Differential outputs of Gate A (4-input OR/NOR) - require 50 Ω termination to –2.0 V for valid logic levels.
4–7	AIN1–AIN4	Four inputs to Gate A - active-high ECL inputs; VIH = –0.810 V, VIL = –1.850 V at +25°C.
9, 10	BOUT, BOUT	Differential outputs of Gate B (5-input OR/NOR) - identical termination and loading requirements as AOUT pair.
11–15	BIN1–BIN5	Five inputs to Gate B - same DC thresholds and AC timing as AIN pins; full 5-input fan-in supports complex combinational logic.

Key Features

Feature	Design Value
Dual independent gates	One 4-input and one 5-input OR/NOR gate on single die - reduces board space vs. discrete gate arrays while preserving signal integrity.
MECL 10,000 compatibility	Fully compliant with ON Semiconductor's MECL 10K family DC/AC specs - ensures interoperability with MC10102, MC10116, and MC10130 in mixed-gate systems.
Differential output pairs	Complementary AOUT/AOUT and BOUT/BOUT - enables noise-immune routing and eliminates need for external inverters in differential signaling paths.
High-speed timing	2.0 ns t_pd and 2.0 ns t_r/t_f - supports sub-2 ns setup/hold margins in 500+ Mbps serial control and address decoding.

Applications

Telecom Line Card Control	ATE Pattern Generator Logic
Use Scenario: Generating synchronized enable signals for multiple DS3 framer ICs in a modular line card. IC Role / Device Role / Timing Role: Dual-gate combinatorial logic element performing OR-based channel activation and NOR-based fault masking. Use Value: 2.0 ns propagation delay ensures deterministic timing alignment across 16-channel framers without added skew compensation.	Use Scenario: Constructing programmable state-machine transitions in high-speed automated test equipment pattern generators. IC Role / Device Role / Timing Role: Fast decision node evaluating 4–5-bit condition codes to drive next-state logic in <10 ns cycles. Use Value: Differential outputs interface directly to ECL clock buffers, eliminating level-shifting and reducing jitter accumulation.
Radar Pulse Timing Generator	Digital Oscilloscope Trigger Path
Use Scenario: Combining range-gate select lines and Doppler filter enable signals in pulsed radar front-end timing modules. IC Role / Device Role / Timing Role: High-reliability OR/NOR gate operating at –30°C to +85°C in sealed RF chassis with minimal thermal drift. Use Value: Ceramic DIP-16 package ensures stable parametric performance under thermal cycling and vibration stress.	Use Scenario: Implementing multi-condition trigger arbitration (edge + level + qualifier) in real-time digital oscilloscope acquisition engines. IC Role / Device Role / Timing Role: Critical path logic gate where sub-3 ns delay determines minimum trigger latency and waveform capture resolution. Use Value: 30 mW/gate dissipation allows dense placement near analog front-end without localized heating-induced ADC offset drift.

Telecom Line Card Control

ATE Pattern Generator Logic

Use Scenario: Generating synchronized enable signals for multiple DS3 framer ICs in a modular line card.

IC Role / Device Role / Timing Role: Dual-gate combinatorial logic element performing OR-based channel activation and NOR-based fault masking.

Use Value: 2.0 ns propagation delay ensures deterministic timing alignment across 16-channel framers without added skew compensation.

Use Scenario: Constructing programmable state-machine transitions in high-speed automated test equipment pattern generators.

IC Role / Device Role / Timing Role: Fast decision node evaluating 4–5-bit condition codes to drive next-state logic in <10 ns cycles.

Use Value: Differential outputs interface directly to ECL clock buffers, eliminating level-shifting and reducing jitter accumulation.

Radar Pulse Timing Generator

Digital Oscilloscope Trigger Path

Use Scenario: Combining range-gate select lines and Doppler filter enable signals in pulsed radar front-end timing modules.

IC Role / Device Role / Timing Role: High-reliability OR/NOR gate operating at –30°C to +85°C in sealed RF chassis with minimal thermal drift.

Use Value: Ceramic DIP-16 package ensures stable parametric performance under thermal cycling and vibration stress.

Use Scenario: Implementing multi-condition trigger arbitration (edge + level + qualifier) in real-time digital oscilloscope acquisition engines.

IC Role / Device Role / Timing Role: Critical path logic gate where sub-3 ns delay determines minimum trigger latency and waveform capture resolution.

Use Value: 30 mW/gate dissipation allows dense placement near analog front-end without localized heating-induced ADC offset drift.

Equivalent & Alternatives

The following parts are listed as comparable options for similar high-speed ECL logic gate applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
MC10102P	Single 2-input OR/NOR gate in PDIP-16; t_pd = 1.8 ns, lower fan-in, no 5-input capability.	Suitable only for simpler 2-input logic trees; cannot replace MC10109L's dual 4/5-input functionality without redesign.	Select when gate count > complexity and speed > fan-in requirements; verify layout compatibility with PDIP vs CDIP footprint.
MC10130FN	Quad 2-input OR/NOR in PLCC-20; t_pd = 2.2 ns; different package (PLCC), higher pin count, no 4/5-input configuration.	Offers higher gate density but lacks the specific 4+5-input structure needed for asymmetric logic reduction tasks.	Prefer for space-constrained boards needing >2 gates; confirm PLCC reflow profile and thermal pad requirements differ from CDIP.

Compared with MC10109L, MC10102P trades fan-in flexibility for marginally faster speed in simple gates, while MC10130FN sacrifices input structure for integration density - neither replicates the unique dual asymmetric-input capability of MC10109L in legacy ECL systems.

Availability

MC10109L is available at Aetrix Electronics and suitable for telecom infrastructure, automated test equipment, radar timing modules, and digital oscilloscope designs requiring stable component supply and long-term obsolescence management.

Supply support for MC10109L includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

ON Semiconductor (formerly part of Motorola Semiconductor) is a global supplier of high-performance silicon solutions for automotive, industrial, cloud computing, and sensing applications.

The MC10109L belongs to the MECL 10,000 series - a family of ultra-high-speed emitter-coupled logic ICs designed specifically for low-skew, high-fanout digital systems in telecom switching and instrumentation.

FAQ

What is the correct termination scheme for MC10109L outputs?

MC10109L outputs must be terminated with a 50 Ω resistor to –2.0 V (not ground or V_EE). This matches the standard MECL 10K load condition specified in the datasheet and ensures valid VOH/VOL levels. Failure to terminate correctly results in undefined logic states and degraded t_pd and t_r/t_f. The MC10109L itself draws no current into its outputs - all termination current flows through the external resistor.

Can MC10109L operate with V_EE = –4.5 V instead of –5.2 V?

No - MC10109L is characterized and guaranteed only at V_EE = –5.2 V. Electrical specifications including VOH, VOL, t_pd, and I_E are validated exclusively at this rail. Operating at –4.5 V shifts threshold voltages, degrades noise margins, and may cause functional failure. The MC10109L datasheet explicitly defines –5.2 V as the required V_EE value across all temperature ranges.

Is MC10109L pin-compatible with MC10109P or MC10109FN?

No - MC10109L (CDIP-16), MC10109P (PDIP-16), and MC10109FN (PLCC-20) have different footprints and pinouts. While logic function and electrical behavior are identical, mechanical compatibility is not provided. The CDIP-16 and PDIP-16 share pin numbering but differ in lead pitch and body dimensions; PLCC-20 uses a completely different 20-pin grid. PCB layout changes are required for substitution.

What does the "L" suffix indicate in MC10109L?

The "L" suffix in MC10109L denotes the ceramic dual-in-line package (CDIP-16), Case 620. It distinguishes this hermetically sealed, high-reliability variant from the plastic DIP version (MC10109P) and the plastic leaded chip carrier (MC10109FN). The L-suffix device is rated for extended temperature operation and used in military, aerospace, and telecom infrastructure where moisture resistance and thermal stability are critical.

Does MC10109L support wired-OR connections between outputs?

No - MC10109L outputs are not designed for wired-OR. Its outputs are active pull-down ECL stages with defined source/sink capability and require individual 50 Ω terminations to –2.0 V. Connecting outputs together causes contention, excessive current draw, and potential damage. Wired-OR is supported only by open-emitter or open-collector variants (e.g., MC10124), not the standard MC10109L.

MC10109L Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: *

Package/Case:: -

Packaging:: Bulk

Product Status:: Active

Logic Type:: -

Number of Circuits:: -

Number of Inputs:: -

Features:: -

Voltage - Supply:: -

Current - Quiescent (Max):: -

Current - Output High, Low:: -

Input Logic Level - Low:: -

Input Logic Level - High:: -

Max Propagation Delay @ V, Max CL:: -

Operating Temperature:: -

Grade:: -

Qualification:: -

Mounting Type:: -

Supplier Device Package:: -

MC10109L FAQ

1.How can I place an order for MC10109L through Aetrix?

Please submit a Request for Quotation (RFQ) for MC10109L on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for MC10109L reliable?

The price and inventory of MC10109L are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC10109L is usually 5 days.

3.What payment methods are accepted for MC10109L?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC10109L transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for MC10109L?

MC10109L orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your MC10109L order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for MC10109L?

For technical support, including MC10109L datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC10109L requirements.

6.How does Aetrix verify that MC10109L is sourced from the original manufacturer or authorized distributors?

All MC10109L products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC10109L meets industry standards.

7.What is the process for return or replacement of MC10109L?

All MC10109L units undergo pre-shipment inspection (PSI). If there is an issue with MC10109L, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The MC10109L part is unused and in its original packaging.

Return procedure for MC10109L:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…