My Inquiry
My Account
onsemi MC10113FNR2
- Part No.:
- MC10113FNR2
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- -
- Datasheet:
-
MC10113FNR2.pdf
- Description:
- IC GATE XOR 2-INP
- Quantity:
- Payment:
- Shipping:
Inventory:2,500
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MC10113FNR2 from ON Semiconductor is a quad ECL-exclusive OR gate with common active-low enable, designed for high-speed 4-bit binary comparison (A = B) in emitter-coupled logic systems. It delivers 2.5 ns typical propagation delay, 2.0 ns typical rise/fall time (20%–80%), and 175 mW typical package power dissipation under no-load conditions, operating across –30°C to +85°C.
For engineers reviewing the MC10113FNR2 datasheet, pinout, applications, or equivalent options, key selection criteria include ECL-compatible voltage thresholds (VOH = –0.89 V typ, VOL = –1.675 V typ), PLCC-20 package compatibility, enable-controlled wire-OR capability, and guaranteed operation at –5.2 V VEE with +1.11 V reference.
Technical Context
The MC10113FNR2 implements four independent XOR gates sharing a single active-low enable input, enabling synchronous 4-bit equality detection when outputs are wire-ORed. Its ECL-10K family architecture requires –5.2 V VEE, +1.11 V VIH reference, and –2.0 V termination for 50 Ω loads.
All gates operate with matched VOHA (–0.98 V typ) and VOLA (–1.630 V typ) thresholds at +25°C, supporting deterministic logic level interpretation in high-noise industrial timing and data path applications where sub-3 ns timing margins are critical.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Propagation Delay | 2.5 ns typical - ensures ≤3 ns worst-case setup/hold timing in 4-bit comparator chains |
| Rise/Fall Time | 2.0 ns typical (20–80%) - supports clean signal edges into 50 Ω ECL-terminated loads | Supply Voltage | VEE = –5.2 V - defines required negative rail for proper ECL biasing and threshold stability |
| Output Logic Levels | VOH = –0.89 V, VOL = –1.675 V (typ @ +25°C) - enables interoperability with other ECL-10K devices |
| Enable Polarity | Active-low - allows direct connection to open-collector control signals without inversion logic |
| Package Type | PLCC-20 (Case 775) - surface-mount compatible with automated assembly and thermal performance up to +85°C |
Pinout & Package
MC10113FNR2 is housed in a 20-pin plastic leaded chip carrier (PLCC-20, Case 775), with gull-wing leads and seating plane defined per ANSI Y14.5M. Pin 1 is marked by a corner notch; pins are numbered counterclockwise.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 16 | VCC | Positive supply terminal (typically tied to ground or +1.11 V reference in ECL-10K systems) |
| 8 | VEE | Negative supply rail (–5.2 V) - establishes bias point for all internal differential pairs |
| 2, 3, 14, 15 | Outputs (AOUT–DOUT) | Emitter-follower outputs - wire-OR capable for 4-bit equality detection without external diodes |
| 4, 5, 6, 7, 10, 11, 12, 13 | Inputs (AIN/BIN/CIN/DIN ×2 each) | Differential input pairs - each gate accepts true/complement inputs for XOR function |
| 9 | ENABLE (active low) | Global gate enable - pulls all outputs high-impedance when asserted (logic low) |
Key Features
| Feature | Design Value |
|---|---|
| Quad XOR with shared enable | Reduces component count in multi-bit comparators while maintaining synchronized gating |
| Wire-ORable outputs | Eliminates need for external wired-AND diodes in A=B detection circuits |
| ECL-10K compatible thresholds | Ensures interoperability with MC10102, MC10116, and other ON Semi ECL-10K logic families |
| –30°C to +85°C operation | Validated performance across industrial temperature range without derating |
Applications
| High-Speed Data Comparator | Bus Arbitration Logic |
|---|---|
Use Scenario: Detecting exact match between two 4-bit parallel data words in real-time communication buffers. IC Role / Device Role / Timing Role: Quad XOR gate performing bitwise comparison; outputs wire-ORed to generate single A=B flag. Use Value: 2.5 ns propagation delay enables sub-400 MHz comparison cycles without pipeline staging. | Use Scenario: Resolving priority among four concurrent bus masters requesting shared memory access. IC Role / Device Role / Timing Role: Equality detector feeding arbitration state machine; ENABLE synchronized to clock edge. Use Value: Active-low ENABLE allows precise timing alignment with system clock for glitch-free arbitration decisions. |
| Phase Alignment Monitor | Digital Test Equipment Front-End |
Use Scenario: Verifying phase coherence between two 4-bit encoded clock domain signals in FPGA JTAG debug paths. IC Role / Device Role / Timing Role: XOR-based phase error detector with output fed to latch and status register. Use Value: Matched VOHA/VOLA thresholds ensure consistent decision margins across temperature for reliable pass/fail reporting. | Use Scenario: Validating stimulus-response timing in automated test equipment evaluating ECL-based ASICs. IC Role / Device Role / Timing Role: Reference comparator generating golden waveform edges against DUT outputs. Use Value: 2.0 ns rise/fall time preserves edge fidelity for sub-nanosecond jitter measurement accuracy. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad XOR gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MC10113P | PDIP-16 package; identical electrical specs but through-hole mounting and higher thermal resistance | Suitable for prototyping or legacy through-hole PCBs; not recommended for high-density SMT production | Select MC10113P only when board assembly process prohibits PLCC-20 reflow or thermal management permits higher junction rise |
| SN74S86N | TTL logic family; 5 V single supply; 15 ns propagation delay; incompatible voltage levels and termination | Applicable only in non-ECL systems requiring cost-sensitive, lower-speed XOR functions | Choose SN74S86N only if redesigning for TTL compatibility and relaxing timing to ≥15 ns |
Compared with MC10113P and SN74S86N, the MC10113FNR2 uniquely delivers ECL-10K speed and noise immunity in a surface-mount PLCC-20 package-enabling high-density, high-reliability 4-bit comparison without level-shifting or layout compromise.
Availability
MC10113FNR2 is available at Aetrix Electronics and suitable for high-speed data comparators, bus arbitration logic, phase alignment monitors, and digital test equipment front-ends requiring stable component supply and long-term industrial lifecycle support.
Supply support for MC10113FNR2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
ON Semiconductor (formerly part of Motorola Semiconductor) designs high-performance analog, logic, and discrete semiconductors for automotive, industrial, and communications markets.
The MC10113FNR2 belongs to the ECL-10K logic family, engineered specifically for ultra-high-speed digital systems requiring sub-3 ns propagation delays and robust noise immunity in demanding industrial and telecom infrastructure environments.
FAQ
What is the supply voltage configuration required for MC10113FNR2 operation?
The MC10113FNR2 requires a negative supply rail of VEE = –5.2 V and uses VCC pins (1 and 16) as reference terminals-typically tied to ground or +1.11 V depending on system-level ECL termination scheme. It does not use VCC as a positive power source; improper VEE biasing will prevent correct logic threshold establishment and cause functional failure.
Can MC10113FNR2 outputs be directly wire-ORed without external components?
Yes, MC10113FNR2 outputs are emitter-follower type and explicitly designed for wire-OR connection to implement 4-bit equality detection (A = B). The datasheet confirms this capability in the overview and truth table sections, and no external diodes or pull-up resistors are needed when terminating into –2.0 V with 50 Ω loads.
What is the meaning of "FN" in MC10113FNR2 and how does it relate to package type?
The "FN" suffix in MC10113FNR2 denotes the PLCC-20 package (Case 775), as confirmed in the ON Semiconductor ordering information table. The "R2" indicates tape-and-reel packaging (46 units per reel), distinguishing it from tube-packaged variants like MC10113FN.
Does MC10113FNR2 support operation across the full industrial temperature range?
Yes, MC10113FNR2 is fully characterized and guaranteed over –30°C to +85°C, with electrical parameters including VOH, VOL, tpd, and tr/tf validated at all three temperature extremes per the datasheet's Electrical Characteristics tables.
How is the ENABLE input used in MC10113FNR2, and what happens when it is asserted?
The ENABLE input (Pin 9) is active-low: when pulled low, all four XOR gates operate normally; when high, all outputs enter high-impedance state. This behavior is confirmed in the truth table and logic diagram, enabling global gating of comparison results without affecting input signal integrity.
MC10113FNR2 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- *
- Package/Case:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- Logic Type:
- -
- Number of Circuits:
- -
- Number of Inputs:
- -
- Features:
- -
- Voltage - Supply:
- -
- Current - Quiescent (Max):
- -
- Current - Output High, Low:
- -
- Input Logic Level - Low:
- -
- Input Logic Level - High:
- -
- Max Propagation Delay @ V, Max CL:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
MC10113FNR2 FAQ
1.How can I place an order for MC10113FNR2 through Aetrix?
Please submit a Request for Quotation (RFQ) for MC10113FNR2 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MC10113FNR2 reliable?
The price and inventory of MC10113FNR2 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC10113FNR2 is usually 5 days.
3.What payment methods are accepted for MC10113FNR2?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC10113FNR2 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MC10113FNR2?
MC10113FNR2 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MC10113FNR2 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MC10113FNR2?
For technical support, including MC10113FNR2 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC10113FNR2 requirements.
6.How does Aetrix verify that MC10113FNR2 is sourced from the original manufacturer or authorized distributors?
All MC10113FNR2 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC10113FNR2 meets industry standards.
7.What is the process for return or replacement of MC10113FNR2?
All MC10113FNR2 units undergo pre-shipment inspection (PSI). If there is an issue with MC10113FNR2, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MC10113FNR2 part is unused and in its original packaging.
Return procedure for MC10113FNR2:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MC10113FNR2 Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
