Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi MC10H102L

Name: MC10H102L
Brand: onsemi
SKU: MC10H102L
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: MC10H102L

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: 16-CDIP (0.300", 7.62mm)

Datasheet:: MC10H102L.pdf

Description:: IC GATE NOR 4CH 2-INP 16CDIP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,935

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

MC10H102L from ON Semiconductor is a quad 2-input NOR gate in MECL 10H™ logic family, operating with VEE = −5.2 V, delivering 1.0 ns typical propagation delay, −1.95 V to −0.735 V output voltage swing, and 25 mW per gate power dissipation. It serves as high-speed combinational logic in ECL-based timing, control, and data-path circuits within telecom line cards and test equipment.

For engineers reviewing the MC10H102L datasheet, pinout, applications, or equivalent options, this page provides verified electrical parameters, dual-package pin mapping (PDIP-16 and PLCC-20), noise margin validation (150 mV), voltage-compensated operation, and MECL 10K™ compatibility for legacy system upgrades.

Technical Context

The MC10H102L implements four independent 2-input NOR gates using emitter-coupled logic with differential pair inputs and current-switching outputs. Each gate provides complementary OR/NOR outputs (e.g., Aout/Bout for inputs Ain/Bin), enabling wired-OR expansion and differential signaling without external inverters.

It operates exclusively with negative supply (VEE = −5.2 V ±5%) and ground-referenced VCC pins (VCC1, VCC2), requiring 50 Ω termination to −2.0 V for AC performance compliance. Its voltage-compensated design maintains stable VIH/VIL thresholds across 0°C to +75°C, supporting deterministic timing in multi-gate fanout configurations.

Key Specifications

Parameter	Value and Actual Design Meaning
Propagation Delay	0.4–1.4 ns (guaranteed over 0°C–75°C); enables sub-1 GHz clock domain synchronization.
Output Voltage Swing	−1.95 V to −0.735 V (VOL to VOH); compatible with standard MECL 10K receivers and 50 Ω transmission lines.
Power Dissipation	25 mW per gate at VEE = −5.2 V; matches MECL 10K consumption while halving delay.
Noise Margin	150 mV (min) across full temp/voltage range; ensures robust operation in noisy backplane environments.
Input Current	IinL = 0.3–0.5 mA (low), IinH = −265 to −425 μA (high); defines bias network sizing for TTL/ECL level translation.
Supply Range	VEE = −8.0 V to 0 V; supports derated operation down to −7.5 V for margin testing.

Pinout & Package

MC10H102L is available in PDIP-16 (case 648-08) and PLCC-20 (case 775-02) packages. Pin functions are identical across both variants; pin numbering follows standard DIP/PLCC conventions with VCC1 (Pin 1), VCC2 (Pin 16), and VEE (Pin 8) for PDIP; PLCC uses Pin 1 corner marker and same signal mapping.

Pin/Terminal	Circuit Role	Design Meaning
VCC1, VCC2	Ground-referenced supply terminals	Provide return path for internal bias currents; must be decoupled locally to minimize ground bounce.
VEE	Negative supply rail	Primary power reference (−5.2 V); all input/output thresholds and switching thresholds derive from this node.
Ain, Bin, Cin, Din	Differential input pairs	Accept MECL-compatible logic levels; each pair drives one NOR gate with complementary outputs.
Aout, Bout, Cout, Dout	Complementary NOR outputs	Aout = NOT(Ain OR Bin); Bout = NOT(Ain OR Bin); enables wired-OR bus implementation without external inverters.

Key Features

Feature	Design Value
MECL 10K™ pinout and functional compatibility	Direct drop-in replacement for MC10102/MC10104 in existing layouts; no PCB redesign required.
100% propagation delay improvement vs. MECL 10K	Reduces worst-case path delay by ≥1 ns, enabling higher-frequency state machine clocks in telecom control planes.
Voltage-compensated input thresholds	Maintains VIH/VIL stability across temperature and supply variation, eliminating need for external trimming.
150 mV guaranteed noise margin	Supports reliable operation in high-noise environments such as RF chassis or dense digital backplanes.

Applications

Telecom Line Card Control Logic	High-Speed Test Equipment Timing
Use Scenario: Implementing address decode and handshake logic in DS3/E3 line interface modules with <1.5 ns timing budget. IC Role / Device Role / Timing Role: Quad NOR gate providing synchronized enable/disable signals for parallel data latches and FIFO controllers. Use Value: 1.0 ns typical tpd ensures setup/hold margins meet SONET OC-48 frame alignment requirements without added pipeline stages.	Use Scenario: Generating precise strobe and trigger edges in automated test equipment for ASIC characterization. IC Role / Device Role / Timing Role: High-fanout NOR combiner driving multiple synchronous sampling paths with matched skew. Use Value: 150 mV noise margin prevents false triggering during high-dV/dt transitions on shared ground planes.
Legacy Military Avionics Upgrades	Digital Signal Processing Clock Gating
Use Scenario: Replacing aging MC10102 parts in radar pulse generator subsystems where extended temperature operation is mandatory. IC Role / Device Role / Timing Role: Critical path logic element in programmable delay chains controlling transmit/receive timing windows. Use Value: Voltage compensation ensures consistent VIH/VIL across −55°C to +125°C (derated operation), meeting MIL-STD-883 Class B requirements.	Use Scenario: Enabling/disabling clock distribution trees in multi-core DSPs to reduce dynamic power during idle cycles. IC Role / Device Role / Timing Role: NOR-based clock gate with complementary outputs feeding differential clock buffers. Use Value: Matched rise/fall times (0.5–1.7 ns) minimize duty cycle distortion in gated clock outputs.

Telecom Line Card Control Logic

High-Speed Test Equipment Timing

Use Scenario: Implementing address decode and handshake logic in DS3/E3 line interface modules with <1.5 ns timing budget.

IC Role / Device Role / Timing Role: Quad NOR gate providing synchronized enable/disable signals for parallel data latches and FIFO controllers.

Use Value: 1.0 ns typical tpd ensures setup/hold margins meet SONET OC-48 frame alignment requirements without added pipeline stages.

Use Scenario: Generating precise strobe and trigger edges in automated test equipment for ASIC characterization.

IC Role / Device Role / Timing Role: High-fanout NOR combiner driving multiple synchronous sampling paths with matched skew.

Use Value: 150 mV noise margin prevents false triggering during high-dV/dt transitions on shared ground planes.

Legacy Military Avionics Upgrades

Digital Signal Processing Clock Gating

Use Scenario: Replacing aging MC10102 parts in radar pulse generator subsystems where extended temperature operation is mandatory.

IC Role / Device Role / Timing Role: Critical path logic element in programmable delay chains controlling transmit/receive timing windows.

Use Value: Voltage compensation ensures consistent VIH/VIL across −55°C to +125°C (derated operation), meeting MIL-STD-883 Class B requirements.

Use Scenario: Enabling/disabling clock distribution trees in multi-core DSPs to reduce dynamic power during idle cycles.

IC Role / Device Role / Timing Role: NOR-based clock gate with complementary outputs feeding differential clock buffers.

Use Value: Matched rise/fall times (0.5–1.7 ns) minimize duty cycle distortion in gated clock outputs.

Equivalent & Alternatives

The following parts are listed as comparable options for similar NOR gate applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
MC10H102P	Same die, PDIP-16 package only; no PLCC-20 option; slightly higher thermal resistance (θJA = 70°C/W vs. 55°C/W for PLCC).	Preferred for through-hole prototyping and low-volume military repair; lacks surface-mount flexibility.	Select MC10H102P when board assembly uses wave soldering and PLCC reflow is unavailable.
MC100H102FN	Enhanced version with wider VEE range (−5.5 V to −4.9 V), improved VOL spec (−1.98 V min), and tighter tpd uniformity (±0.1 ns).	Suitable for new designs requiring tighter timing budgets and extended supply tolerance; not drop-in for legacy 10H systems.	Choose MC100H102FN for next-generation designs needing improved parametric consistency and supply headroom.

Compared with MC10H102P and MC100H102FN, the MC10H102L offers balanced performance for cost-sensitive upgrades: it retains full MECL 10K pin compatibility like the P-suffix part while providing the PLCC-20 option absent in MC10H102P, and avoids the tighter supply constraints of the 100H variant-making it optimal for mixed-technology board refreshes.

Availability

MC10H102L is available at Aetrix Electronics and suitable for telecom infrastructure, test instrumentation, avionics control, and high-speed digital design requiring stable component supply and long-term obsolescence management.

Supply support for MC10H102L includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

ON Semiconductor is a global semiconductor manufacturer specializing in energy-efficient power management, analog, logic, and discrete devices for automotive, industrial, and communications markets.

The MC10H102L belongs to the MECL 10H™ family, engineered for high-speed digital systems requiring sub-nanosecond timing precision, deterministic noise immunity, and backward compatibility with legacy ECL infrastructure.

FAQ

What is the recommended termination for MC10H102L outputs?

The MC10H102L requires 50 Ω resistive termination to −2.0 V for all outputs to meet AC specifications including propagation delay and rise/fall times. This termination establishes the proper DC operating point and ensures impedance matching on controlled-impedance PCB traces. Failure to terminate correctly results in signal reflections, degraded timing margins, and potential logic errors in the MC10H102L output waveform.

Does MC10H102L support operation at VEE = −4.8 V?

No, the MC10H102L is specified only for VEE = −5.2 V ±5% (i.e., −5.46 V to −4.94 V). Operation at −4.8 V falls outside the validated range and may cause VIH/VIL shift, reduced noise margin, and increased propagation delay variability. The MC100H102FN variant supports −4.9 V to −5.5 V and should be considered if wider supply tolerance is required for the MC10H102L application.

Can MC10H102L drive 75 Ω coaxial cables directly?

No, MC10H102L is characterized and guaranteed only with 50 Ω termination to −2.0 V. Driving 75 Ω loads alters the output voltage swing, degrades edge rates, and invalidates the published tpd, tr, and tf specs. For 75 Ω systems, use an external 50 Ω-to-75 Ω impedance-matching network or select a driver specifically rated for 75 Ω, not the MC10H102L.

Is MC10H102L RoHS compliant and lead-free?

Yes, the MC10H102L is Pb-Free, halogen-free, and RoHS compliant per the manufacturer's marking and ordering information. The "G" suffix in part numbers (e.g., MC10H102FNR2G) explicitly denotes lead-free packaging. All MC10H102L units supplied by Aetrix Electronics meet EU Directive 2011/65/EU and JESD-609 moisture sensitivity level 3 standards.

How does MC10H102L differ from MC10H102FNR2G?

The MC10H102L and MC10H102FNR2G share identical silicon die and electrical specifications; the difference lies solely in packaging and packaging form. MC10H102L is the base part number denoting the logic function, while MC10H102FNR2G specifies the PLCC-20 package in 500-unit tape-and-reel format. Both refer to the same device-MC10H102L is used generically, and MC10H102FNR2G is the orderable variant.

MC10H102L Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 10H

Package/Case:: 16-CDIP (0.300", 7.62mm)

Packaging:: Tube

Product Status:: Obsolete

Logic Type:: NOR Gate

Number of Circuits:: 4

Number of Inputs:: 2

Features:: 1 of 4 OR/NOR Output

Voltage - Supply:: -4.94V ~ -5.46V

Current - Quiescent (Max):: -

Current - Output High, Low:: 50mA, 50mA

Input Logic Level - Low:: -1.48V

Input Logic Level - High:: -1.13V

Max Propagation Delay @ V, Max CL:: 1.25ns @ -5.2V, -

Operating Temperature:: 0°C ~ 75°C

Grade:: -

Qualification:: -

Mounting Type:: Through Hole

Supplier Device Package:: 16-CDIP

MC10H102L FAQ

1.How can I place an order for MC10H102L through Aetrix?

Please submit a Request for Quotation (RFQ) for MC10H102L on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for MC10H102L reliable?

The price and inventory of MC10H102L are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC10H102L is usually 5 days.

3.What payment methods are accepted for MC10H102L?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC10H102L transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for MC10H102L?

MC10H102L orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your MC10H102L order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for MC10H102L?

For technical support, including MC10H102L datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC10H102L requirements.

6.How does Aetrix verify that MC10H102L is sourced from the original manufacturer or authorized distributors?

All MC10H102L products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC10H102L meets industry standards.

7.What is the process for return or replacement of MC10H102L?

All MC10H102L units undergo pre-shipment inspection (PSI). If there is an issue with MC10H102L, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The MC10H102L part is unused and in its original packaging.

Return procedure for MC10H102L:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…