onsemi MC10H104FN
- Part No.:
- MC10H104FN
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- 20-LCC (J-Lead)
- Datasheet:
-
MC10H104FN.pdf
- Description:
- IC GATE AND 4CH 2-INP 20PLCC
- Quantity:
- Payment:

- Shipping:

Inventory:1,221
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MC10H104FN from ON Semiconductor is a quad 2-input MECL 10H™ AND gate with one gate providing both AND and NAND outputs, 1.0 ns typical propagation delay, −5.2 V VEE supply, and −1.02 V to −0.735 V VOH across 0°C to +75°C. It operates in high-speed digital systems requiring ECL-level logic interfacing, such as telecom line cards and test equipment timing control.
For engineers reviewing the MC10H104FN datasheet, pinout, applications, or equivalent options, this page delivers verified electrical specs, terminal roles, real-world use cases, and validated alternative parts for high-speed logic design and legacy MECL system upgrades.
Technical Context
The MC10H104FN implements four independent 2-input AND gates using MECL 10H differential emitter-coupled logic, with one gate featuring complementary AND/NAND outputs. It maintains full pinout and functional compatibility with MECL 10K while delivering 100% faster propagation delay without increased supply current.
All gates operate with VEE = −5.2 V ±5%, VCC1 and VCC2 tied to ground (0 V), and require 50 Ω termination to −2.0 V. Input voltage thresholds range from −1.95 V (VIL max) to −0.735 V (VOH min) at +75°C, ensuring robust noise margin of 150 mV over full temperature range.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Propagation Delay | 0.45–1.9 ns (max at +75°C); enables sub-500 MHz clock domain logic sampling |
| Supply Voltage | VEE = −5.2 V ±5%; requires negative rail regulation and decoupling near VEE pin |
| Output Voltage Swing | VOH = −1.02 to −0.735 V, VOL = −1.95 to −1.60 V; defines 0.9 V differential swing for ECL-compatible receivers |
| Power Dissipation | 25 mW per gate; matches MECL 10K consumption despite speed doubling |
| Operating Temperature | 0°C to +75°C; validated for commercial-grade telecom and instrumentation environments |
| Input Current | IinL = 0.3–0.5 μA (low), IinH = −265 to −425 μA (high); defines bias network sizing for terminated inputs |
Pinout & Package
MC10H104FN uses a 20-lead plastic leaded chip carrier (PLLC−20, Case 775), surface-mount package with gull-wing leads, 0.050″ pitch, and exposed thermal pad. Dimensions: 0.385″ × 0.385″ × 0.090″ (9.78 mm × 9.78 mm × 2.29 mm).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 16 | VCC1 / VCC2 | Ground reference pins for internal emitter followers; must be connected to 0 V with low-inductance path |
| 8 | VEE | Negative supply rail (−5.2 V); primary current return and bias reference for all gates |
| 2, 3, 5, 6, 9, 10, 12, 13 | Ain/Bin/Cin/Din & Aout/Bout/Cout/Dout | Differential input/output pairs for four AND gates; each pair referenced to VEE and terminated to −2.0 V |
| 4, 7, 11, 14, 15 | Unused / NC | No-connect terminals; must remain unconnected per datasheet; not internally bonded |
Key Features
| Feature | Design Value |
|---|---|
| MECL 10K pinout and function compatibility | Drop-in replacement for MC10K104 in existing layouts without PCB revision |
| 150 mV noise margin over full temp range | Guarantees reliable switching under simultaneous switching noise and voltage droop in dense backplanes |
| Voltage-compensated internal bias | Maintains consistent threshold tracking across VEE variation and temperature drift |
| 1.0 ns typical propagation delay | Supports >500 MHz toggle rates in cascaded logic paths with minimal skew accumulation |
Applications
| Telecom Line Card Timing | High-Speed Test Equipment |
|---|---|
|
Use Scenario: Synchronizing parallel data lanes in TDM multiplexers with sub-nanosecond setup/hold windows. IC Role / Device Role / Timing Role: AND gate for clock enable gating and signal masking in ECL-based timing distribution networks. Use Value: 1.0 ns typical tpd ensures deterministic phase alignment across multiple channels without added jitter. |
Use Scenario: Generating precise strobe signals for logic analyzers sampling at 1+ GSPS. IC Role / Device Role / Timing Role: Edge-combining logic element in trigger path to reduce metastability risk before latch stages. Use Value: 150 mV noise margin prevents false triggering from crosstalk on densely routed probe boards. |
| Radar Pulse Processing | Legacy Military Avionics |
|
Use Scenario: Real-time pulse-width discrimination in airborne radar front-ends operating at 0°C to +75°C ambient. IC Role / Device Role / Timing Role: Gate-level comparator enabling fast rise/fall time pulse shaping prior to ADC sampling. Use Value: −1.95 V to −1.60 V VOL swing ensures clean transition into downstream ECL comparators with defined hysteresis. |
Use Scenario: Maintaining backward compatibility in upgraded flight control computers retaining MECL 10K architecture. IC Role / Device Role / Timing Role: Pin-compatible logic upgrade component replacing aging MC10K104 without redesign. Use Value: Identical pinout and DC characteristics allow field retrofit; 100% tpd improvement extends system timing margin. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad 2-input AND gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MC10K104L | MECL 10K family; 2.0 ns max tpd at +75°C; same pinout but slower; higher power per gate at elevated temp | Valid for legacy designs where timing margin exists; not suitable for new designs targeting >300 MHz operation | Select when maintaining identical BOM across mixed 10K/10H systems or when sourcing legacy stock |
| MC100H104FN | MECL 100K family; 0.75 ns typical tpd; VEE = −4.5 V; requires different biasing and termination | Enables higher-speed upgrades but mandates PCB-level changes to supply and termination networks | Select only when redesigning for >1 GHz system clocks and accepting layout modification cost |
Compared with MC10K104L and MC100H104FN, the MC10H104FN uniquely delivers MECL 10K pin compatibility with doubled speed and unchanged power-making it the optimal drop-in performance upgrade for commercial telecom and test gear without layout change.
Availability
MC10H104FN is available at Aetrix Electronics and suitable for telecom infrastructure, automated test equipment, radar signal processing, and avionics subsystems requiring stable component supply across extended product lifecycles.
Supply support for MC10H104FN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
ON Semiconductor (now part of onsemi) is a global semiconductor supplier specializing in power management, analog, sensor, and logic solutions for automotive, industrial, and communications markets.
The MC10H104FN belongs to the MECL 10H logic family, engineered specifically for high-speed digital systems requiring ECL-level performance with backward compatibility to legacy MECL 10K designs.
FAQ
What is the supply voltage requirement for MC10H104FN?
The MC10H104FN requires VEE = −5.2 V ±5% as the sole active supply rail; VCC1 and VCC2 pins must be connected to ground (0 V). This negative-supply configuration is fundamental to MECL 10H operation and differs from TTL or CMOS logic families. Proper decoupling near the VEE pin is essential to maintain noise margin and propagation delay stability.
Is MC10H104FN pin-compatible with MC10K104?
Yes, the MC10H104FN is a functional and pinout duplication of the MECL 10K family part, as explicitly stated in the datasheet. All 20-pin assignments-including VCC1, VCC2, VEE, inputs, outputs, and NC pins-match MC10K104L/P variants. This allows direct substitution without PCB modification, provided the −5.2 V supply and termination conditions are met.
What termination is required for MC10H104FN outputs?
MC10H104FN outputs must be terminated through a 50 Ω resistor to −2.0 V, as specified in the datasheet's test conditions. This termination establishes the correct common-mode voltage and differential swing (≈0.9 V) for interfacing with other MECL devices. Failure to apply proper termination results in degraded noise margin, increased propagation delay variation, and potential signal integrity failure.
Does MC10H104FN support both AND and NAND outputs simultaneously?
Only one of the four gates-the first gate (pins 2–3 inputs, pins 4–7 outputs)-provides both AND and NAND outputs, as shown in Figure 1 of the datasheet. The remaining three gates (pins 5–6, 9–10, 12–13 inputs; pins 11, 14–15, 16 outputs) are standard AND-only configurations. This dual-output capability is unique to Gate 1 and supports wired-OR logic or polarity flexibility in critical paths.
What is the maximum operating temperature for MC10H104FN?
The MC10H104FN is rated for an operating temperature range of 0°C to +75°C, as confirmed in Table 1 (Maximum Ratings) and Table 2 (Electrical Characteristics). This commercial-grade specification applies to the FN suffix PLLC−20 package. Operation outside this range is not guaranteed and may result in parameter shift or functional failure.
MC10H104FN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 10H
- Package/Case:
- 20-LCC (J-Lead)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Logic Type:
- AND Gate
- Number of Circuits:
- 4
- Number of Inputs:
- 2
- Features:
- 1 of 4 AND/NAND Output
- Voltage - Supply:
- -4.94V ~ -5.46V
- Current - Quiescent (Max):
- -
- Current - Output High, Low:
- 50mA, 50mA
- Input Logic Level - Low:
- -1.48V
- Input Logic Level - High:
- -1.13V
- Max Propagation Delay @ V, Max CL:
- 1.75ns @ -5.2V, -
- Operating Temperature:
- 0°C ~ 75°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-PLCC (9x9)
MC10H104FN FAQ
1.How can I place an order for MC10H104FN through Aetrix?
Please submit a Request for Quotation (RFQ) for MC10H104FN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MC10H104FN reliable?
The price and inventory of MC10H104FN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC10H104FN is usually 5 days.
3.What payment methods are accepted for MC10H104FN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC10H104FN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MC10H104FN?
MC10H104FN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MC10H104FN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MC10H104FN?
For technical support, including MC10H104FN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC10H104FN requirements.
6.How does Aetrix verify that MC10H104FN is sourced from the original manufacturer or authorized distributors?
All MC10H104FN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC10H104FN meets industry standards.
7.What is the process for return or replacement of MC10H104FN?
All MC10H104FN units undergo pre-shipment inspection (PSI). If there is an issue with MC10H104FN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MC10H104FN part is unused and in its original packaging.
Return procedure for MC10H104FN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MC10H104FN Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

