onsemi MC10H104MELG
- Part No.:
- MC10H104MELG
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- 16-SOIC (0.209", 5.30mm Width)
- Datasheet:
-
MC10H104MELG.pdf
- Description:
- IC GATE AND 4CH 2-INP 16SOEIAJ
- Quantity:
- Payment:

- Shipping:

Inventory:1,326
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MC10H104MELG from ON Semiconductor is a quad 2-input MECL 10H™ AND gate with one gate providing both AND and NAND outputs, 1.0 ns typical propagation delay, −5.2 V VEE supply, and SOEIAJ-16 surface-mount package - used in high-speed digital logic systems including ECL-based computing and telecom timing circuits.
For engineers reviewing the MC10H104MELG datasheet, pinout, applications, or equivalent options, key selection factors include its MECL 10K compatibility, −1.95 V to −0.735 V output voltage swing, 0.45–1.9 ns temperature-dependent propagation delay, and Pb-free SOIC-16 packaging for industrial-grade signal integrity.
Technical Context
The MC10H104MELG implements four independent 2-input AND gates using MECL (Emitter-Coupled Logic) differential transistor pairs, operating with negative supply (VEE = −5.2 V ±5%) and referenced to ground-level VCC pins. Its logic threshold is defined by VIH/VIL ranges spanning −1.17 V to −0.735 V across 0°C to +75°C.
One gate features dual complementary outputs (Aout/Bout), enabling direct implementation of AND/NAND functions without external inversion. The device maintains identical pinout and dc characteristics to MECL 10K parts while delivering 100% faster propagation delay without increased supply current.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Family | MECL 10H - high-speed emitter-coupled logic compatible with 10K pinout and dc specs |
| Propagation Delay | 0.45–1.9 ns - ensures sub-2 ns worst-case gate-to-gate timing in synchronous backplanes |
| Supply Voltage | VEE = −5.2 V ±5%, VCC = 0 V - requires negative rail generation and proper termination to −2.0 V |
| Output Voltage Swing | VOH = −0.92 to −0.735 V, VOL = −1.95 to −1.60 V - defines noise margin of ≥150 mV over full temp range |
| Power Dissipation | 25 mW/gate - matches MECL 10K consumption despite speed improvement |
| Operating Temp | 0°C to +75°C - validated for commercial/industrial control and instrumentation environments |
Pinout & Package
MC10H104MELG uses the SOEIAJ-16 (JEDEC MS-012AC) 16-pin surface-mount package, 9.9 mm × 5.45 mm body size, 1.27 mm pitch, with gull-wing leads and Pb-free finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 16 | VCC1 / VCC2 | Ground-referenced power connections - required for biasing internal emitter followers |
| 8 | VEE | Negative supply rail (−5.2 V) - supplies all four gate cores and sets logic thresholds |
| 2, 3, 5, 6, 9, 10, 12, 13 | Ain/Bin/Cin/Din & Aout/Bout/Cout/Dout | Differential input/output pairs - each gate has dedicated inputs and true outputs; Gate 1 also provides complementary Bout |
| 4, 7, 11, 14, 15 | No Connect | Unused terminals - must remain unconnected per datasheet; no internal bonding |
Key Features
| Feature | Design Value |
|---|---|
| MECL 10K Pinout Compatibility | Direct drop-in replacement for MC10104/MC10105 in existing PCB layouts without redesign |
| 100% Propagation Delay Improvement | Reduces critical path delay in pipelined ECL systems - e.g., clock distribution trees or serial data recovery |
| Voltage-Compensated Design | Maintains stable switching thresholds across supply and temperature variations - eliminates recalibration in field-deployed gear |
| 150 mV Noise Margin | Enables reliable operation in noisy RF-adjacent or motor-drive environments without added filtering |
Applications
| High-Speed Data Multiplexing | Telecom Line Card Timing |
|---|---|
Use Scenario: Selecting between multiple parallel data streams in real-time packet switching hardware. IC Role / Device Role / Timing Role: Quad AND gate performing synchronized enable gating on 4-bit-wide buses at >500 MHz effective rate. Use Value: Sub-2 ns propagation enables precise setup/hold timing margins in multi-stage multiplexer trees without added delay compensation. | Use Scenario: Generating synchronized strobes and frame alignment signals in TDM-based line interface units. IC Role / Device Role / Timing Role: Logic-level translation and edge conditioning for ECL-compatible clock distribution networks. Use Value: Matched VOH/VOL swing and MECL 10K compatibility ensure seamless integration into legacy telecom timing subsystems. |
| Radar Pulse Processing | Industrial PLC Backplane Logic |
Use Scenario: Time-gating echo return windows in pulsed radar receivers with nanosecond resolution. IC Role / Device Role / Timing Role: Fast AND-based window enable for analog-to-digital sampling triggers under tight latency constraints. Use Value: 0.45 ns minimum tpd allows deterministic ≤1 ns trigger jitter - critical for range bin accuracy. | Use Scenario: Implementing safety-critical interlock logic between I/O modules in modular programmable controllers. IC Role / Device Role / Timing Role: Deterministic combinational logic for emergency stop sequencing and watchdog signal validation. Use Value: Guaranteed 0°C to +75°C operation and 150 mV noise margin prevent false trips in electrically noisy factory environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed ECL logic applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MC10H104FN | PLLC-20 ceramic package, 20-pin, higher thermal mass, same electrical specs | Suitable for high-reliability military/aerospace where hermetic sealing and thermal stability are prioritized | Select MC10H104FN when board-level shock/vibration resistance and extended temperature cycling are required |
| MC100H104M | MECL 100K family - 0.75 ns typical tpd, higher power (30 mW/gate), wider temp range (−40°C to +85°C) | Used in next-generation test equipment requiring tighter timing budgets and extended environmental tolerance | Choose MC100H104M only if sub-1 ns delay and industrial temp range outweigh cost and power trade-offs |
Compared with MC10H104FN and MC100H104M, the MC10H104MELG delivers optimal balance of speed, power, and manufacturability in commercial/industrial SMT assembly - offering Pb-free SOIC-16 compatibility, proven 1.0 ns typical delay, and full MECL 10K interoperability without layout changes.
Availability
MC10H104MELG is available at Aetrix Electronics and suitable for high-speed data multiplexing, telecom line card timing, and industrial PLC backplane logic requiring stable component supply, RoHS-compliant packaging, and long-term production continuity.
Supply support for MC10H104MELG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
ON Semiconductor is a global semiconductor supplier delivering energy-efficient, high-performance silicon solutions for automotive, industrial, cloud computing, and consumer electronics.
The MC10H104MELG belongs to the MECL 10H™ logic family - engineered specifically for ultra-fast, noise-immune digital signal routing in ECL-based systems where timing precision and signal integrity are non-negotiable.
FAQ
What is the recommended termination for MC10H104MELG outputs?
MC10H104MELG outputs must be terminated through a 50 Ω resistor to −2.0 V, as specified in the datasheet's AC parameter test conditions. This termination ensures proper signal integrity, minimizes reflections, and guarantees the stated propagation delay and voltage swing values. Failure to use this exact termination will result in degraded timing performance and potential logic errors in high-speed operation.
Does MC10H104MELG support mixed-voltage interfacing with TTL or CMOS logic?
No, MC10H104MELG is a dedicated MECL 10H device operating at −5.2 V VEE and ground-referenced VCC; it lacks level-shifting circuitry and is not electrically compatible with TTL or CMOS voltage domains. Interfacing requires discrete or integrated ECL-to-TTL translators such as the MC10H116 or equivalent, with careful attention to fanout and termination matching.
Is MC10H104MELG pin-compatible with the older MC10104 series?
Yes, MC10H104MELG is a functional and pinout duplication of the MECL 10K family part (e.g., MC10104), as explicitly stated in the datasheet. All 16 pins map identically, including VCC, VEE, inputs, outputs, and NC positions - enabling direct replacement without PCB modification.
What is the maximum allowable VEE supply variation for MC10H104MELG?
The MC10H104MELG is characterized for VEE = −5.2 V ±5%, i.e., −4.94 V to −5.46 V. Operation outside this range may cause violation of VOH/VOL specifications, reduced noise margin, or failure to meet propagation delay guarantees. Stable, low-noise regulation is essential - especially given its sensitivity to supply-induced threshold shifts.
Why does MC10H104MELG have unused pins (4, 7, 11, 14, 15)?
Pins 4, 7, 11, 14, and 15 are No Connect (NC) terminals - physically present but unbonded internally. They serve mechanical stability and package symmetry purposes in the SOEIAJ-16 outline and must remain unconnected in circuit design. Routing traces or applying solder to these pins risks parasitic coupling or unintended current paths that could degrade high-speed signal fidelity.
MC10H104MELG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 10H
- Package/Case:
- 16-SOIC (0.209", 5.30mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- AND Gate
- Number of Circuits:
- 4
- Number of Inputs:
- 2
- Features:
- 1 of 4 AND/NAND Output
- Voltage - Supply:
- -4.94V ~ -5.46V
- Current - Quiescent (Max):
- -
- Current - Output High, Low:
- 50mA, 50mA
- Input Logic Level - Low:
- -1.48V
- Input Logic Level - High:
- -1.13V
- Max Propagation Delay @ V, Max CL:
- 1.75ns @ -5.2V, -
- Operating Temperature:
- 0°C ~ 75°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOEIAJ
MC10H104MELG FAQ
1.How can I place an order for MC10H104MELG through Aetrix?
Please submit a Request for Quotation (RFQ) for MC10H104MELG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MC10H104MELG reliable?
The price and inventory of MC10H104MELG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC10H104MELG is usually 5 days.
3.What payment methods are accepted for MC10H104MELG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC10H104MELG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MC10H104MELG?
MC10H104MELG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MC10H104MELG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MC10H104MELG?
For technical support, including MC10H104MELG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC10H104MELG requirements.
6.How does Aetrix verify that MC10H104MELG is sourced from the original manufacturer or authorized distributors?
All MC10H104MELG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC10H104MELG meets industry standards.
7.What is the process for return or replacement of MC10H104MELG?
All MC10H104MELG units undergo pre-shipment inspection (PSI). If there is an issue with MC10H104MELG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MC10H104MELG part is unused and in its original packaging.
Return procedure for MC10H104MELG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MC10H104MELG Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

