Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi MC10H104MR1

Name: MC10H104MR1
Brand: onsemi
SKU: MC10H104MR1
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: MC10H104MR1

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: -

Datasheet:: MC10H104MR1.pdf

Description:: IC GATE AND

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,000

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

MC10H104MR1 from ON Semiconductor is a quad 2-input MECL 10H™ AND gate with one gate providing both AND and NAND outputs, 1.0 ns typical propagation delay, −5.2 V VEE supply, and −1.95 V to −0.735 V output voltage swing, used in high-speed digital logic systems such as ECL-based computing backplanes and telecom line interface timing circuits.

For engineers reviewing the MC10H104MR1 datasheet, pinout, applications, or equivalent options, this page delivers verified electrical specs, package mapping to SOEIAJ-16, thermal-rated AC performance across 0–75°C, and real-world substitution guidance for legacy MECL 10K system upgrades.

Technical Context

The MC10H104MR1 implements four independent 2-input AND gates using MECL 10H differential emitter-coupled logic, with one gate featuring complementary AND/NAND outputs. It operates with VEE = −5.2 V ±5% and VCC = 0 V, requiring 50 Ω termination to −2.0 V for guaranteed AC performance.

Its propagation delay (0.45–1.9 ns), rise/fall times (0.5–1.8 ns), and improved 150 mV noise margin over temperature are validated under ≥500 linear fpm airflow, meeting MECL 10K pinout compatibility while delivering 100% faster switching without increased supply current.

Key Specifications

Parameter	Value and Actual Design Meaning
Propagation Delay	0.45–1.9 ns across 0–75°C; enables sub-2 ns logic decision cycles in synchronous bus arbitration
Supply Voltage	VEE = −5.2 V ±5%, VCC = 0 V; requires negative rail biasing and precise termination
Output Voltage Swing	VOH = −1.02 to −0.735 V, VOL = −1.95 to −1.60 V; defines 0.9 V differential swing for noise-immune signaling
Power Dissipation	25 mW per gate; matches MECL 10K consumption despite 2× speed improvement
Noise Margin	150 mV over full operating range; ensures robust operation in high-noise telecom switch fabrics
Input Current	IinH ≤ 425 μA, IinL ≥ 0.3 μA; determines pull-up/pull-down resistor sizing on control lines

Pinout & Package

MC10H104MR1 is packaged in SOEIAJ-16 (Case 966), a 16-pin surface-mount gull-wing package with 0.050″ lead pitch and JEDEC-standard footprint. Pin 1 is top-left corner, with VCC1 at Pin 1, VCC2 at Pin 16, and VEE at Pin 8.

Pin/Terminal	Circuit Role	Design Meaning
1, 16	VCC1 / VCC2	Ground-referenced collector supply pins; must be tied to 0 V with local decoupling
8	VEE	Negative supply rail (−5.2 V); primary reference for all internal differential pairs
2, 3, 5, 6, 9, 10, 12, 13	Ain/Bin/Cin/Din & Aout/Bout/Cout/Dout	Differential input/output pairs for four AND gates; Pin 2/3 = Gate 1 inputs, Pin 14/15 = Gate 1 AND/NAND outputs
14, 15	Aout / Bout	Complementary outputs of Gate 1; enable wired-OR logic or dual-polarity signal routing

Key Features

Feature	Design Value
MECL 10K pinout compatibility	Direct drop-in replacement for MC10K104 in existing PCB layouts without trace modification
Voltage-compensated design	Maintains stable switching thresholds across −5.2 V supply variation and temperature drift
150 mV noise margin	Guarantees reliable logic state retention in high-edge-rate environments like SONET framer interfaces
Quad gate with dual-output gate	Reduces component count in bus-enable logic where both true and complement signals are needed

Applications

Telecom Line Interface	Digital Backplane Arbitration
Use Scenario: High-speed serial data framing in T3/E3 line cards requiring sub-2 ns setup/hold timing. IC Role / Device Role / Timing Role: AND gate for clock-gated data strobes and frame sync validation. Use Value: 1.0 ns typical tpd ensures deterministic alignment of parallel-to-serial conversion clocks.	Use Scenario: Bus grant arbitration in multi-processor VMEbus or Futurebus+ systems. IC Role / Device Role / Timing Role: Logic-level combiner for priority-encoded grant signals across CPU modules. Use Value: 150 mV noise margin prevents metastability during simultaneous grant assertion in noisy chassis environments.
Radar Pulse Processing	Test Equipment Signal Routing
Use Scenario: Time-of-flight window gating in pulsed radar receivers with nanosecond pulse widths. IC Role / Device Role / Timing Role: Precision AND gate enabling/disabling RF sample paths synchronized to chirp triggers. Use Value: Sub-2 ns max tpd allows accurate 500 MHz-equivalent time resolution in analog front-end control.	Use Scenario: High-fidelity pattern generation in automated test equipment (ATE) stimulus subsystems. IC Role / Device Role / Timing Role: Synchronization logic for parallel vector loading into DUT interface drivers. Use Value: Dual AND/NAND outputs on Gate 1 eliminate external inverters in bidirectional bus control sequences.

Telecom Line Interface

Digital Backplane Arbitration

Use Scenario: High-speed serial data framing in T3/E3 line cards requiring sub-2 ns setup/hold timing.

IC Role / Device Role / Timing Role: AND gate for clock-gated data strobes and frame sync validation.

Use Value: 1.0 ns typical tpd ensures deterministic alignment of parallel-to-serial conversion clocks.

Use Scenario: Bus grant arbitration in multi-processor VMEbus or Futurebus+ systems.

IC Role / Device Role / Timing Role: Logic-level combiner for priority-encoded grant signals across CPU modules.

Use Value: 150 mV noise margin prevents metastability during simultaneous grant assertion in noisy chassis environments.

Radar Pulse Processing

Test Equipment Signal Routing

Use Scenario: Time-of-flight window gating in pulsed radar receivers with nanosecond pulse widths.

IC Role / Device Role / Timing Role: Precision AND gate enabling/disabling RF sample paths synchronized to chirp triggers.

Use Value: Sub-2 ns max tpd allows accurate 500 MHz-equivalent time resolution in analog front-end control.

Use Scenario: High-fidelity pattern generation in automated test equipment (ATE) stimulus subsystems.

IC Role / Device Role / Timing Role: Synchronization logic for parallel vector loading into DUT interface drivers.

Use Value: Dual AND/NAND outputs on Gate 1 eliminate external inverters in bidirectional bus control sequences.

Equivalent & Alternatives

The following parts are listed as comparable options for similar high-speed ECL logic applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
MC100H104FN	PLLC-20 package (20-pin), same electrical specs, higher pin count accommodates unused VCC/VEE variants	Used in newer designs with larger board area; not pin-compatible with SOEIAJ-16 layout	Select when mechanical redesign is acceptable and additional power rail flexibility is required
MC10K104P	MECL 10K family; 2.0 ns typical tpd, identical pinout and DC specs, no voltage compensation	Legacy drop-in for cost-sensitive replacements where 1 ns delay penalty is acceptable	Select only for field repair of obsolete 10K systems; lacks MC10H104MR1's noise margin and speed

Compared with MC100H104FN, MC10H104MR1 offers smaller footprint and lower assembly cost but less package flexibility; versus MC10K104P, it delivers verified 2× speed and 150 mV noise margin-critical for new designs targeting >400 Mbps signaling integrity.

Availability

MC10H104MR1 is available at Aetrix Electronics and suitable for telecom line interface, digital backplane arbitration, and radar pulse processing requiring stable component supply across extended product lifecycles.

Supply support for MC10H104MR1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

ON Semiconductor is a global semiconductor manufacturer specializing in high-performance analog, logic, and power management solutions for automotive, industrial, and communications markets.

The MC10H104MR1 belongs to the MECL 10H™ logic family, engineered specifically for ultra-low-latency, noise-resilient digital signal routing in ECL-based infrastructure equipment.

FAQ

What is the supply voltage configuration required for MC10H104MR1?

The MC10H104MR1 requires VEE = −5.2 V ±5% and VCC = 0 V. Pins 1 and 16 serve as VCC connections (tied to ground), while Pin 8 is the VEE terminal. All outputs must be terminated through 50 Ω to −2.0 V to meet AC specifications. This negative-rail configuration is fundamental to MECL 10H operation and distinguishes MC10H104MR1 from positive-supply logic families.

Does MC10H104MR1 support both AND and NAND outputs on all four gates?

No-only Gate 1 (associated with Pins 2/3 inputs and Pins 14/15 outputs) provides both AND and NAND outputs. The remaining three gates (Pins 5/6, 9/10, 12/13 inputs; Pins 11/7, 4/1, 16/8 outputs) deliver AND-only functionality. This asymmetric feature reduces component count in designs needing complementary logic without external inverters, a key differentiator of MC10H104MR1 within the quad AND gate category.

What thermal conditions are required to guarantee MC10H104MR1's AC parameters?

MC10H104MR1's AC parameters-including propagation delay (0.45–1.9 ns), rise time (0.5–1.8 ns), and fall time-are guaranteed only when mounted on a PCB or test socket with transverse airflow exceeding 500 linear feet per minute. This forced-air cooling requirement ensures thermal equilibrium during high-frequency operation and is explicitly defined in the datasheet's test methodology-not optional for production validation.

Is MC10H104MR1 pin-compatible with standard MECL 10K devices?

Yes-MC10H104MR1 is a functional and pinout duplication of the MECL 10K family part (e.g., MC10K104), enabling direct PCB replacement. Its SOEIAJ-16 footprint matches MC10K104P/M packages, preserving trace routing and bypass capacitor placement. However, MC10H104MR1 delivers 100% faster propagation delay without increasing supply current, making it a performance upgrade path rather than just a form-fit-function swap.

What is the maximum operating temperature range for MC10H104MR1?

The MC10H104MR1 is rated for an operating temperature range of 0°C to +75°C. This specification is validated across all electrical parameters including VOH/VOL, VIH/VIL, and propagation delay. Storage temperature extends to −55°C to +150°C for plastic packages. Operation outside the 0–75°C range voids guaranteed performance and may cause timing violations in high-speed logic paths.

MC10H104MR1 Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: *

Package/Case:: -

Packaging:: Bulk

Product Status:: Active

Logic Type:: -

Number of Circuits:: -

Number of Inputs:: -

Features:: -

Voltage - Supply:: -

Current - Quiescent (Max):: -

Current - Output High, Low:: -

Input Logic Level - Low:: -

Input Logic Level - High:: -

Max Propagation Delay @ V, Max CL:: -

Operating Temperature:: -

Grade:: -

Qualification:: -

Mounting Type:: -

Supplier Device Package:: -

MC10H104MR1 FAQ

1.How can I place an order for MC10H104MR1 through Aetrix?

Please submit a Request for Quotation (RFQ) for MC10H104MR1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for MC10H104MR1 reliable?

The price and inventory of MC10H104MR1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC10H104MR1 is usually 5 days.

3.What payment methods are accepted for MC10H104MR1?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC10H104MR1 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for MC10H104MR1?

MC10H104MR1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your MC10H104MR1 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for MC10H104MR1?

For technical support, including MC10H104MR1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC10H104MR1 requirements.

6.How does Aetrix verify that MC10H104MR1 is sourced from the original manufacturer or authorized distributors?

All MC10H104MR1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC10H104MR1 meets industry standards.

7.What is the process for return or replacement of MC10H104MR1?

All MC10H104MR1 units undergo pre-shipment inspection (PSI). If there is an issue with MC10H104MR1, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The MC10H104MR1 part is unused and in its original packaging.

Return procedure for MC10H104MR1:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…