onsemi MC10H104PG
- Part No.:
- MC10H104PG
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- 16-DIP (0.300", 7.62mm)
- Datasheet:
-
MC10H104PG.pdf
- Description:
- IC GATE AND 4CH 2-INP 16DIP
- Quantity:
- Payment:

- Shipping:

Inventory:3,459
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MC10H104PG from ON Semiconductor is a quad 2-input MECL 10H™ AND gate with one gate providing both AND and NAND outputs, 1.0 ns typical propagation delay, −5.2 V VEE supply, and PDIP-16 package. It delivers MECL 10K™ pinout and functional compatibility with 100% faster timing in high-speed digital logic systems such as ECL-based computing backplanes and telecom line interface modules.
For engineers reviewing the MC10H104PG datasheet, pinout, applications, or equivalent options, key selection criteria include guaranteed AC performance across 0–75°C, −1.95 V to −0.735 V output voltage swing, 50 mA continuous output current capability, and Pb-free PDIP-16 compliance for legacy industrial control upgrades.
Technical Context
The MC10H104PG implements four independent 2-input AND gates using MECL 10H differential emitter-coupled logic, with one gate featuring complementary AND/NAND outputs. Its voltage-compensated design maintains stable switching thresholds across temperature and supply variation.
All gates operate with VEE = −5.2 V ±5%, VCC1 and VCC2 tied to ground (0 V), and require 50 Ω termination to −2.0 V. Input voltage range spans −1.95 V to −0.735 V, and output swing is specified from −1.95 V (low) to −0.735 V (high) at 75°C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Propagation Delay | 0.45–1.9 ns (max at 75°C); enables sub-2 ns gate-to-gate timing in pipelined ECL logic paths |
| Supply Voltage | VEE = −5.2 V ±5%; requires negative rail referenced to ground, no positive VCC needed |
| Output Voltage Swing | VOH = −0.92 to −0.735 V, VOL = −1.95 to −1.60 V (75°C); ensures >150 mV noise margin under worst-case conditions |
| Power Dissipation | 25 mW per gate; matches MECL 10K family while delivering doubled speed |
| Operating Temperature | 0°C to +75°C; validated for industrial-grade backplane and datacom timing applications |
| Input Current | IinL = 0.3–0.5 μA (low), IinH = −265 μA (high); low-leakage inputs reduce loading on preceding stages |
Pinout & Package
MC10H104PG uses a 16-pin plastic dual-in-line package (PDIP-16, P suffix), Pb-free, with standard DIP footprint and 0.300-inch width. Pin 1 = VCC1 (ground), Pin 16 = VCC2 (ground), Pin 8 = VEE (−5.2 V).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 16 | VCC1 / VCC2 | Ground reference terminals for internal biasing; must be connected to 0 V |
| 8 | VEE | Negative supply input; −5.2 V ±5% required for correct logic threshold and speed |
| 2, 3, 4, 5, 6, 7, 9, 10, 11, 12, 13, 14, 15 | Ain/Bin/Cin/Din/Aout/Bout/Cout/Dout | Four pairs of 2-input AND gate I/Os; Pin 14/13 = AND/NAND outputs of Gate 1; all inputs accept MECL-compatible differential signals |
Key Features
| Feature | Design Value |
|---|---|
| MECL 10K pinout and function compatibility | Drop-in replacement for MC10K104 without PCB or logic redesign |
| 100% improved propagation delay vs. MECL 10K | Reduces critical path delay in synchronous ECL systems by up to 50% |
| Voltage-compensated internal biasing | Maintains consistent logic thresholds across −5.2 V supply tolerance and 0–75°C operation |
| 150 mV noise margin over full operating range | Enables reliable operation in electrically noisy telecom and instrumentation environments |
| Pb-free PDIP-16 packaging | Meets RoHS Directive 2011/65/EU without compromising thermal or mechanical reliability |
Applications
| Telecom Line Interface Logic | ECL-Based Computing Backplanes |
|---|---|
|
Use Scenario: Signal conditioning and gating in T1/E1 framer interfaces and line driver control paths. IC Role / Device Role / Timing Role: Quad AND gate performing clock-synchronized enable/disable of differential data lanes. Use Value: Sub-2 ns propagation ensures setup/hold timing compliance with 44.736 Mbps T1 signaling and eliminates race conditions in multi-lane parallel framing. |
Use Scenario: Address decoding and bus arbitration logic in vintage ECL mainframes and vector processors. IC Role / Device Role / Timing Role: High-speed combinational logic element in pipeline stage control and cache tag comparison circuits. Use Value: Matches MECL 10K pinout while halving gate delay, enabling higher clock rates without board rework. |
| Industrial Data Acquisition Timing | Digital Test Equipment Synchronization |
|
Use Scenario: Trigger coordination and sample window gating in modular ADC/DAC systems with distributed clock trees. IC Role / Device Role / Timing Role: AND gate synchronizing external trigger events with local sampling clocks in multi-channel DAQ modules. Use Value: Guaranteed 150 mV noise margin prevents false triggering in electrically noisy factory-floor environments. |
Use Scenario: Pattern generator and logic analyzer front-end signal routing in automated test equipment (ATE). IC Role / Device Role / Timing Role: Fast logic combiner for generating strobes, enables, and state transitions in high-speed digital stimulus engines. Use Value: 1.0 ns typical tpd supports <1 GHz pattern update rates when cascaded with other MECL 10H devices. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad 2-input AND gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MC10H104P | Same electrical specs and pinout; Pb-containing PDIP-16 (non-RoHS) | Legacy repair or non-RoHS-compliant systems only | Select MC10H104PG for new designs requiring RoHS compliance; MC10H104P only if legacy Pb-based assembly is mandated. |
| MC100H104FN | PLLC-20 package (20-pin leadless chip carrier); identical logic and AC specs but different footprint and thermal profile | High-density PCB layouts where DIP footprint is unavailable or thermal dissipation exceeds PDIP limits | Choose MC100H104FN only when board space or thermal constraints prohibit PDIP; not pin-compatible with MC10H104PG. |
Compared with MC10H104P, MC10H104PG offers identical performance with Pb-free compliance; compared with MC100H104FN, it provides direct drop-in replacement for existing DIP sockets but lacks the thermal efficiency of the PLLC package.
Availability
MC10H104PG is available at Aetrix Electronics and suitable for telecom line interface logic, ECL-based computing backplanes, and industrial data acquisition timing requiring stable component supply and long-term obsolescence management.
Supply support for MC10H104PG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
ON Semiconductor is a global semiconductor supplier specializing in power management, analog, sensor, and logic solutions for automotive, industrial, and communications markets.
The MC10H104PG belongs to the MECL 10H™ family, engineered for high-speed digital systems requiring sub-2 ns propagation delay, robust noise immunity, and backward compatibility with legacy MECL 10K infrastructure.
FAQ
What is the supply voltage configuration required for MC10H104PG?
The MC10H104PG operates with VEE = −5.2 V ±5% applied to Pin 8, while VCC1 (Pin 1) and VCC2 (Pin 16) must be connected to ground (0 V). No positive supply is used. This negative-rail configuration defines its MECL 10H logic family behavior and ensures correct biasing of internal differential pairs. The MC10H104PG does not support split-supply or positive-VCC operation.
Does MC10H104PG support true differential input operation?
The MC10H104PG accepts single-ended MECL-compatible inputs referenced to VEE, not fully differential pairs. Each input (e.g., Ain, Bin) functions as a high-impedance node with defined VIH/VIL thresholds (−1.17 V to −0.735 V), and internal circuitry converts these into differential switching action. The MC10H104PG is not a differential receiver IC but a single-ended-input AND gate compliant with MECL 10H voltage levels.
Is MC10H104PG pin-compatible with MC10K104?
Yes - the MC10H104PG is explicitly designed as a functional and pinout duplication of the MECL 10K™ family part. All 16 pins match in assignment, function, and electrical interface. This allows direct substitution in existing MC10K104 designs without layout changes, provided the −5.2 V VEE supply and termination requirements are met. The MC10H104PG retains full backward compatibility while improving speed.
What is the maximum continuous output current rating for MC10H104PG?
The MC10H104PG supports 50 mA continuous output current per output terminal, as specified in Table 1 of the datasheet under "Iout – Output Current (Continuous)". This rating applies under thermal equilibrium with ≥500 linear fpm airflow and proper 50 Ω termination to −2.0 V. Exceeding this current may cause output voltage shift or thermal instability. The MC10H104PG is not rated for surge currents beyond 100 mA.
Can MC10H104PG be used in systems requiring extended temperature operation beyond +75°C?
No - the MC10H104PG is characterized and guaranteed only for 0°C to +75°C operation, as stated in Table 1 ("TA – Operating Temperature Range"). Electrical parameters including propagation delay, noise margin, and output voltage are not validated above +75°C. For extended temperature applications, ON Semiconductor's MC100H series (e.g., MC100H104) offers −40°C to +85°C operation, but those parts use different packages and are not pin-compatible with the MC10H104PG.
MC10H104PG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 10H
- Package/Case:
- 16-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Logic Type:
- AND Gate
- Number of Circuits:
- 4
- Number of Inputs:
- 2
- Features:
- 1 of 4 AND/NAND Output
- Voltage - Supply:
- -4.94V ~ -5.46V
- Current - Quiescent (Max):
- -
- Current - Output High, Low:
- 50mA, 50mA
- Input Logic Level - Low:
- -1.48V
- Input Logic Level - High:
- -1.13V
- Max Propagation Delay @ V, Max CL:
- 1.75ns @ -5.2V, -
- Operating Temperature:
- 0°C ~ 75°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 16-PDIP
MC10H104PG FAQ
1.How can I place an order for MC10H104PG through Aetrix?
Please submit a Request for Quotation (RFQ) for MC10H104PG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MC10H104PG reliable?
The price and inventory of MC10H104PG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC10H104PG is usually 5 days.
3.What payment methods are accepted for MC10H104PG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC10H104PG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MC10H104PG?
MC10H104PG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MC10H104PG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MC10H104PG?
For technical support, including MC10H104PG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC10H104PG requirements.
6.How does Aetrix verify that MC10H104PG is sourced from the original manufacturer or authorized distributors?
All MC10H104PG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC10H104PG meets industry standards.
7.What is the process for return or replacement of MC10H104PG?
All MC10H104PG units undergo pre-shipment inspection (PSI). If there is an issue with MC10H104PG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MC10H104PG part is unused and in its original packaging.
Return procedure for MC10H104PG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MC10H104PG Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

