onsemi MC10H106FNG
- Part No.:
- MC10H106FNG
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- 20-LCC (J-Lead)
- Datasheet:
-
MC10H106FNG.pdf
- Description:
- IC GATE NOR 3CH 4/3/3-INP 20PLCC
- Quantity:
- Payment:

- Shipping:

Inventory:4,879
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MC10H106FNG from ON Semiconductor is a triple 4−3−3-input ECL NOR gate in a 20-lead PLLC package, operating at −5.2 V VEE with 1.0 ns typical propagation delay, −1.95 V to −0.735 V output voltage swing, and MECL 10K pinout compatibility. It serves as high-speed logic combiner in telecom line interface timing paths.
For engineers reviewing the MC10H106FNG datasheet, pinout, applications, or equivalent options, this page delivers verified electrical specs, thermal-rated AC performance, Pb-free PLLC package details, and functionally matched alternatives for legacy MECL system upgrades.
Technical Context
The MC10H106FNG implements three independent NOR gates with asymmetric input counts (4, 3, and 3 per gate), each internally terminated for 50 Ω transmission lines to −2.0 V. Its voltage-compensated design maintains stable VIH/VIL thresholds across 0°C to +75°C.
All outputs drive into 50 Ω loads referenced to −2.0 V, enabling direct interfacing with ECL transmission lines without external termination. Propagation delay remains ≤1.55 ns max over full temperature range, with rise/fall times ≤1.9 ns.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Propagation Delay | 0.55–1.55 ns (guaranteed over 0°C to +75°C; enables sub-1 GHz clock domain synchronization) |
| Output Voltage Swing | −1.95 V to −0.735 V (supports standard MECL logic thresholds with 150 mV noise margin) |
| Supply Voltage | VEE = −5.2 V ±5% (requires negative rail; no VCC connection needed-VEE only) |
| Input Current | IinL = 0.3–0.5 A, IinH ≤ 310 A (low input loading preserves signal integrity on fan-out-critical buses) |
| Power Supply Current | 21–23 mA (constant current draw simplifies thermal design in dense logic arrays) |
| Rise/Fall Time | ≤1.9 ns (matches 50 Ω transmission line impedance for minimal reflection in backplane routing) |
Pinout & Package
MC10H106FNG uses a 20-lead Plastic Leaded Chip Carrier (PLLC) package (Case 775), surface-mount, leadless ceramic body with gull-wing terminations. Pin 1 marked by notch; pins numbered counterclockwise.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4, 5, 6, 7, 9, 10, 11, 12, 13, 14, 15 | Input (A1–A4, B1–B3, C1–C3) | Dedicated gate inputs; no shared logic-each group drives one NOR output independently |
| 8, 16, 17, 18, 19, 20 | Output (Aout, Bout, Cout) & VEE | Pins 8/16/17 = outputs; pins 18/19/20 = VEE return (three separate ground pins reduce switching noise) |
| 18, 19, 20 | VEE Return | Three dedicated VEE pins minimize ground bounce during simultaneous output transitions |
Key Features
| Feature | Design Value |
|---|---|
| MECL 10K pinout compatibility | Direct drop-in replacement for MC10106/MC10107 in existing PCB layouts-no redesign required |
| 150 mV noise margin | Guaranteed across full voltage and temperature range, enabling robust operation in noisy telecom environments |
| Voltage-compensated inputs | Maintains consistent VIH/VIL thresholds despite VEE drift, eliminating need for external biasing networks |
| Triple independent NOR structure | Enables parallel logic reduction across three signal paths-e.g., frame sync, data valid, and error flag conditioning |
Applications
| Digital Telecom Line Interface | High-Speed Data Multiplexer Control |
|---|---|
Use Scenario: Combining framing, alarm, and payload enable signals in T3/E3 line cards before serial encoding. IC Role / Device Role / Timing Role: NOR gate performing real-time OR-NOT logic on asynchronous control signals with sub-2 ns timing resolution. Use Value: Eliminates discrete resistor-transistor logic, reducing board area by 65% while maintaining deterministic setup/hold margins. |
Use Scenario: Selecting active data lanes in 10 Gbps optical transport switch fabric controllers. IC Role / Device Role / Timing Role: Gate-level arbitration of channel select vectors under jitter-constrained clock domains. Use Value: Delivers 1.55 ns worst-case delay variation across all three gates, preserving inter-lane skew < 200 ps. |
| Legacy MECL System Upgrade | Test Equipment Signal Conditioning |
Use Scenario: Replacing aging MC10106 parts in deployed SONET add-drop multiplexers without board rework. IC Role / Device Role / Timing Role: Pin-compatible logic upgrade delivering 100% faster propagation with identical DC behavior. Use Value: Extends system lifetime by enabling higher data rates (e.g., OC-48 → OC-192) using original PCBs. |
Use Scenario: Level-shifting and pulse shaping of trigger signals in automated test equipment (ATE) pattern generators. IC Role / Device Role / Timing Role: Fast edge generation for stimulus synchronization across multiple DUT channels. Use Value: Achieves <1.9 ns rise/fall consistency across all outputs, ensuring ±50 ps channel-to-channel skew. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed ECL NOR gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MC10H106FN | Same die, Pb-containing PLLC package (non-RoHS compliant) | Permitted only in legacy industrial systems exempt from EU RoHS | Select MC10H106FN only if Pb-free compliance is not required and legacy inventory reuse is prioritized. |
| MC100H106FNG | Wider temperature range (−40°C to +85°C); otherwise identical AC/DC specs and pinout | Suitable for base station outdoor cabinets and automotive radar timing modules | Choose MC100H106FNG when extended temperature operation is mandatory; otherwise MC10H106FNG suffices for commercial telecom gear. |
Compared with MC10H106FN, MC10H106FNG offers RoHS compliance without speed or noise margin trade-offs; compared with MC100H106FNG, it trades −40°C capability for lower cost and qualification scope-ideal for controlled-environment telecom infrastructure.
Availability
MC10H106FNG is available at Aetrix Electronics and suitable for digital telecom line interface, high-speed data multiplexer control, and legacy MECL system upgrade applications requiring stable component supply, long-term lifecycle support, and Pb-free compliance.
Supply support for MC10H106FNG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
ON Semiconductor is a global semiconductor manufacturer specializing in power management, analog, sensor, and logic solutions for automotive, industrial, and communications markets.
The MC10H106FNG belongs to the MECL 10H family-designed specifically for high-speed, low-jitter digital logic in telecom infrastructure where deterministic timing and noise immunity are critical.
FAQ
What is the operating temperature range for MC10H106FNG?
The MC10H106FNG is specified for operation from 0°C to +75°C ambient temperature. This range is validated per Table 2 and Table 3 in the official datasheet, with all electrical and AC parameters guaranteed across this interval. The device must be mounted with transverse airflow >500 lfpm to meet thermal equilibrium requirements. MC10H106FNG does not support industrial or extended temperature grades unless derated per application-specific validation.
Does MC10H106FNG require positive supply voltage (VCC)?
No, MC10H106FNG operates exclusively from a single negative supply (VEE = −5.2 V ±5%). It has no VCC pin and draws current only from VEE. Pins 18, 19, and 20 serve as dedicated VEE returns to minimize ground bounce. This architecture eliminates the need for dual-rail regulation and simplifies power delivery in ECL-based systems using MC10H106FNG.
Is MC10H106FNG pin-compatible with MC10106?
Yes, MC10H106FNG is a functional and pinout duplication of the MECL 10K-series MC10106. Both share identical pin assignments, input/output configurations, and DC logic thresholds. The MC10H106FNG improves propagation delay by 100% without increasing supply current-making it a direct drop-in upgrade for MC10106 in existing designs using the PLLC package variant.
What termination is required for MC10H106FNG outputs?
MC10H106FNG outputs must be terminated with 50 Ω to −2.0 V, as specified in the datasheet's AC characterization conditions. This termination ensures proper signal integrity, meets rise/fall time specs (≤1.9 ns), and guarantees propagation delay performance. Failure to use −2.0 V-referenced 50 Ω termination will result in degraded timing margins and potential logic errors in systems using MC10H106FNG.
How many independent NOR functions does MC10H106FNG provide?
MC10H106FNG provides three independent NOR gates: one with four inputs (A1–A4), and two with three inputs each (B1–B3 and C1–C3). Each gate drives its own output (Aout, Bout, Cout) with no internal sharing. This configuration allows concurrent logic operations-for example, combining frame sync, alarm, and payload enable signals separately-without cross-talk or timing interaction between MC10H106FNG's functional blocks.
MC10H106FNG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 10H
- Package/Case:
- 20-LCC (J-Lead)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Logic Type:
- NOR Gate
- Number of Circuits:
- 3
- Number of Inputs:
- 4, 3, 3
- Features:
- -
- Voltage - Supply:
- -4.94V ~ -5.46V
- Current - Quiescent (Max):
- -
- Current - Output High, Low:
- 50mA, 50mA
- Input Logic Level - Low:
- -1.48V
- Input Logic Level - High:
- -1.13V
- Max Propagation Delay @ V, Max CL:
- 1.5ns @ -5.2V, -
- Operating Temperature:
- 0°C ~ 75°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-PLCC (9x9)
MC10H106FNG FAQ
1.How can I place an order for MC10H106FNG through Aetrix?
Please submit a Request for Quotation (RFQ) for MC10H106FNG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MC10H106FNG reliable?
The price and inventory of MC10H106FNG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC10H106FNG is usually 5 days.
3.What payment methods are accepted for MC10H106FNG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC10H106FNG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MC10H106FNG?
MC10H106FNG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MC10H106FNG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MC10H106FNG?
For technical support, including MC10H106FNG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC10H106FNG requirements.
6.How does Aetrix verify that MC10H106FNG is sourced from the original manufacturer or authorized distributors?
All MC10H106FNG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC10H106FNG meets industry standards.
7.What is the process for return or replacement of MC10H106FNG?
All MC10H106FNG units undergo pre-shipment inspection (PSI). If there is an issue with MC10H106FNG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MC10H106FNG part is unused and in its original packaging.
Return procedure for MC10H106FNG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MC10H106FNG Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

