Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi MC10H106PG

Name: MC10H106PG
Brand: onsemi
SKU: MC10H106PG
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: MC10H106PG

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: 16-DIP (0.300", 7.62mm)

Datasheet:: MC10H106PG.pdf

Description:: IC GATE NOR 3CH 4/3/3-INP 16DIP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:9,995

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

MC10H106PG from ON Semiconductor is a triple 4−3−3-input ECL NOR gate in a Pb-free PDIP-16 package, delivering 1.0 ns typical propagation delay, −5.2 V VEE supply operation, and MECL 10K pinout compatibility for high-speed logic interfacing in telecom timing and test equipment.

For engineers reviewing the MC10H106PG datasheet, pinout, applications, or equivalent options, this page provides verified electrical specs, thermal-rated AC/DC performance, package dimensions, and direct alternatives for legacy ECL system upgrades and signal integrity-critical designs.

Technical Context

The MC10H106PG implements three independent NOR gates with asymmetric input counts (4, 3, and 3 per gate), each internally terminated to −2.0 V via 50 Ω loads under specified airflow conditions. It operates exclusively with negative power supplies: VEE = −5.2 V ±5%, VCC1 and VCC2 tied to ground.

All inputs accept MECL-compatible voltage levels (VIH = −1.17 to −0.84 V, VIL = −1.95 to −1.45 V), and outputs swing between VOH = −1.02 V and VOL = −1.95 V across 0°C to +75°C. Propagation delay remains stable at 0.5–1.55 ns over temperature due to voltage-compensated internal biasing.

Key Specifications

Parameter	Value and Actual Design Meaning
Propagation Delay	0.5–1.55 ns (guaranteed across 0°C to +75°C; enables sub-1 GHz clock domain synchronization)
Supply Voltage	VEE = −5.2 V ±5% (requires negative rail; VCC1/VCC2 = 0 V; not compatible with positive-supply logic)
Input Voltage Range	VIL = −1.95 to −1.45 V, VIH = −1.17 to −0.84 V (defines noise margin of ≥150 mV over full temp range)
Output Voltage Swing	VOH = −1.02 to −0.735 V, VOL = −1.95 to −1.60 V (ensures clean logic transitions into 50 Ω −2.0 V terminations)
Power Supply Current	IE = −21 to −23 mA (constant current draw; no dynamic switching current spikes; simplifies power rail design)
Rise/Fall Time	tr/tf = 0.5–1.9 ns (supports <100 ps edge jitter in cascaded ECL fanout chains)

Pinout & Package

MC10H106PG uses a 16-pin plastic dual in-line package (PDIP-16, Case 648), with 0.300-inch body width, 0.100-inch lead pitch, and Pb-free finish. Pin 1 = VCC1 (GND), Pin 16 = VCC2 (GND), Pin 8 = VEE (−5.2 V).

Pin/Terminal	Circuit Role	Design Meaning
1, 16	VCC1 / VCC2	Ground reference terminals for internal emitter-follower output stages; must be connected to 0 V
8	VEE	Negative supply rail (−5.2 V); powers all three NOR gates and sets logic threshold
2, 3, 4, 5	Ain1–Ain4	Four inputs to first NOR gate (4-input); high-impedance differential pair bases
6, 7, 8	Bin1–Bin3	Three inputs to second NOR gate (3-input); shares VEE pin (Pin 8) as common emitter node
9, 10, 11	Cin1–Cin3	Three inputs to third NOR gate (3-input); electrically isolated from other gates except shared VEE
12, 14, 15	Aout, Bout, Cout	Emitter-follower outputs; each sourced from dedicated gate; require external 50 Ω to −2.0 V termination

Key Features

Feature	Design Value
MECL 10K pinout compatibility	Direct drop-in replacement for MC10106/MC10107 without PCB redesign; preserves legacy board layouts
Voltage-compensated biasing	Maintains stable switching thresholds and delay across −5.2 V supply tolerance and 0°C–75°C ambient
150 mV guaranteed noise margin	Ensures robust operation in high-noise environments like backplane routing or RF-adjacent modules
100% propagation delay improvement vs. 10K	Reduces cumulative delay in multi-gate logic paths-critical for setup/hold timing closure in ECL counters

Applications

Digital Test Equipment	Telecom Line Card Timing
Use Scenario: High-speed pattern generation and response capture in automated test systems requiring sub-nanosecond logic resolution. IC Role / Device Role / Timing Role: NOR gate array used in state machine control, strobe generation, and signal masking within FPGA-adjacent logic. Use Value: 1.0 ns typical tpd ensures deterministic timing alignment between parallel data lanes and clock recovery circuits.	Use Scenario: Signal conditioning and level translation in SONET/SDH framer interfaces operating at OC-48 rates. IC Role / Device Role / Timing Role: Logic-level conversion between ECL-based clock distribution networks and TTL-compatible monitoring circuitry. Use Value: −1.95 V to −1.02 V output swing matches −2.0 V termination standard, minimizing reflections on 50 Ω traces.
Radar Pulse Processing	High-Energy Physics Trigger Logic
Use Scenario: Real-time pulse width discrimination and coincidence detection in LIDAR receiver front-ends. IC Role / Device Role / Timing Role: Fast NOR-based gating of time-of-flight windows synchronized to laser firing events. Use Value: Stable 0.55–1.55 ns delay across temperature eliminates recalibration needs in field-deployed units.	Use Scenario: Multi-input trigger arbitration in particle detector readout systems with nanosecond timestamp resolution. IC Role / Device Role / Timing Role: Combining signals from distributed sensor nodes using 4-3-3 input structure to reduce gate count per channel. Use Value: Asymmetric input configuration minimizes interconnect fanout and trace skew versus uniform 4-input alternatives.

Digital Test Equipment

Telecom Line Card Timing

Use Scenario: High-speed pattern generation and response capture in automated test systems requiring sub-nanosecond logic resolution.

IC Role / Device Role / Timing Role: NOR gate array used in state machine control, strobe generation, and signal masking within FPGA-adjacent logic.

Use Value: 1.0 ns typical tpd ensures deterministic timing alignment between parallel data lanes and clock recovery circuits.

Use Scenario: Signal conditioning and level translation in SONET/SDH framer interfaces operating at OC-48 rates.

IC Role / Device Role / Timing Role: Logic-level conversion between ECL-based clock distribution networks and TTL-compatible monitoring circuitry.

Use Value: −1.95 V to −1.02 V output swing matches −2.0 V termination standard, minimizing reflections on 50 Ω traces.

Radar Pulse Processing

High-Energy Physics Trigger Logic

Use Scenario: Real-time pulse width discrimination and coincidence detection in LIDAR receiver front-ends.

IC Role / Device Role / Timing Role: Fast NOR-based gating of time-of-flight windows synchronized to laser firing events.

Use Value: Stable 0.55–1.55 ns delay across temperature eliminates recalibration needs in field-deployed units.

Use Scenario: Multi-input trigger arbitration in particle detector readout systems with nanosecond timestamp resolution.

IC Role / Device Role / Timing Role: Combining signals from distributed sensor nodes using 4-3-3 input structure to reduce gate count per channel.

Use Value: Asymmetric input configuration minimizes interconnect fanout and trace skew versus uniform 4-input alternatives.

Equivalent & Alternatives

The following parts are listed as comparable options for similar ECL NOR gate applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
MC10H106P	Same die, identical specs, but SnPb (non-Pb-free) PDIP-16 package	Not compliant with RoHS or J-STD-020 reflow profiles requiring Pb-free assembly	Select MC10H106PG when Pb-free manufacturing or export compliance is required
MC100H106FN	Same logic function, 20-pin PLLC package, rated for −40°C to +85°C industrial range	Wider temperature range and surface-mount format; requires PCB redesign and reflow profile adjustment	Choose MC100H106FN only when extended temp operation or SMT production is mandatory

Compared with MC10H106P, MC10H106PG offers identical speed and logic behavior with RoHS-compliant termination; compared with MC100H106FN, it trades industrial temp range and SMT for through-hole ease-of-use and legacy system compatibility.

Availability

MC10H106PG is available at Aetrix Electronics and suitable for digital test equipment, telecom line card timing, radar pulse processing, and high-energy physics trigger logic requiring stable component supply across long-lifecycle programs.

Supply support for MC10H106PG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

ON Semiconductor is a global semiconductor manufacturer specializing in energy-efficient power management, analog, sensing, and logic solutions for automotive, industrial, and communications markets.

The MC10H106PG belongs to the MECL 10H family-designed specifically for high-speed, low-jitter ECL logic in legacy telecom infrastructure and precision instrumentation where nanosecond timing determinism is non-negotiable.

FAQ

What is the maximum operating temperature for the MC10H106PG?

The MC10H106PG is rated for an operating temperature range of 0°C to +75°C, as confirmed in Table 1 of the official datasheet. This specification applies under conditions of transverse airflow >500 lfpm and proper 50 Ω termination to −2.0 V. Operation outside this range may result in undefined timing or voltage behavior, and the MC10H106PG is not characterized for extended temperature use.

Does the MC10H106PG require external pull-up or pull-down resistors on its inputs?

No, the MC10H106PG does not require external pull-up or pull-down resistors. Its inputs are differential emitter-coupled pairs with built-in biasing; unused inputs must be terminated to VEE (−5.2 V) or grounded through a resistor to prevent floating states, per standard MECL practice. The MC10H106PG datasheet specifies VIH and VIL ranges relative to VEE, not ground.

Can the MC10H106PG be used with a single positive supply voltage?

No, the MC10H106PG cannot operate with a single positive supply. It is a true ECL device requiring a negative supply rail (VEE = −5.2 V ±5%) and two ground-referenced VCC pins (Pins 1 and 16). Attempting to power the MC10H106PG from +5 V or similar will result in immediate functional failure and potential damage due to reverse-biased internal junctions.

What is the recommended termination for MC10H106PG outputs?

The MC10H106PG outputs must be terminated with a 50 Ω resistor to −2.0 V, as explicitly stated in the datasheet's Electrical Characteristics note and AC test conditions. This termination ensures proper signal integrity, defined VOH/VOL levels, and accurate propagation delay. Using 50 Ω to ground or open-circuit loading invalidates all published timing and voltage specs for the MC10H106PG.

Is the MC10H106PG pin-compatible with the older MC10106 series?

Yes, the MC10H106PG is a functional and pinout duplication of the MECL 10K-series MC10106, as stated in the datasheet's Description section. All 16 pins match in assignment and electrical behavior, enabling direct replacement in existing designs without layout changes-provided the MC10H106PG's −5.2 V supply and −2.0 V termination requirements are met.

MC10H106PG Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 10H

Package/Case:: 16-DIP (0.300", 7.62mm)

Packaging:: Tube

Product Status:: Obsolete

Logic Type:: NOR Gate

Number of Circuits:: 3

Number of Inputs:: 4, 3, 3

Features:: -

Voltage - Supply:: -4.94V ~ -5.46V

Current - Quiescent (Max):: -

Current - Output High, Low:: 50mA, 50mA

Input Logic Level - Low:: -1.48V

Input Logic Level - High:: -1.13V

Max Propagation Delay @ V, Max CL:: 1.5ns @ -5.2V, -

Operating Temperature:: 0°C ~ 75°C

Grade:: -

Qualification:: -

Mounting Type:: Through Hole

Supplier Device Package:: 16-PDIP

MC10H106PG FAQ

1.How can I place an order for MC10H106PG through Aetrix?

Please submit a Request for Quotation (RFQ) for MC10H106PG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for MC10H106PG reliable?

The price and inventory of MC10H106PG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC10H106PG is usually 5 days.

3.What payment methods are accepted for MC10H106PG?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC10H106PG transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for MC10H106PG?

MC10H106PG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your MC10H106PG order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for MC10H106PG?

For technical support, including MC10H106PG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC10H106PG requirements.

6.How does Aetrix verify that MC10H106PG is sourced from the original manufacturer or authorized distributors?

All MC10H106PG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC10H106PG meets industry standards.

7.What is the process for return or replacement of MC10H106PG?

All MC10H106PG units undergo pre-shipment inspection (PSI). If there is an issue with MC10H106PG, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The MC10H106PG part is unused and in its original packaging.

Return procedure for MC10H106PG:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…