onsemi MC14025BF
- Part No.:
- MC14025BF
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- -
- Datasheet:
-
MC14025BF.pdf
- Description:
- IC GATE NOR 3-INP
- Quantity:
- Payment:

- Shipping:

Inventory:8,465
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MC14025BF from ON Semiconductor is a triple 3-input NOR gate CMOS logic IC designed for low-power, high-noise-immunity digital systems. It operates across a 3.0–18.0 VDC supply range, delivers ±10 mA output drive per pin, and features buffered outputs capable of driving two low-power TTL loads over –55°C to +125°C. It is used in industrial control logic, power supply sequencing, and reset signal generation where wide-voltage tolerance and robust noise rejection are critical.
For engineers reviewing the MC14025BF datasheet, pinout, applications, or equivalent options, this page provides verified functional identity, validated pin assignments, confirmed electrical specifications at multiple VDD levels, real-world application context, and two technically documented alternative parts with explicit functional and application differences.
Technical Context
The MC14025BF implements three independent 3-input NOR gates using complementary MOS (CMOS) P- and N-channel enhancement-mode transistors on a single monolithic die. Each gate exhibits rail-to-rail output swing, input thresholds that scale with VDD (VIH = 3.5 V @ 5 V, 7.0 V @ 10 V, 11 V @ 15 V), and guaranteed DC noise margins of 1.0 V (5 V), 2.0 V (10 V), and 2.5 V (15 V).
It uses double diode input protection (except triple diode on select variants), requires unused inputs tied to VSS (for NOR), and supports dynamic operation up to ~1 MHz at 15 V with CL = 50 pF. Propagation delay is specified as tPLH/tPHL ≤ 200 ns @ 5 V, ≤ 100 ns @ 10 V, and ≤ 80 ns @ 15 V under standard test conditions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Function | Triple 3-input NOR gate - three independent gates, each requiring all three inputs LOW to assert HIGH output |
| Supply Voltage Range | 3.0 VDC to 18.0 VDC - enables direct interface with 5 V, 12 V, and 15 V industrial rails without level shifting |
| Output Drive | ±10 mA per pin - sufficient to directly drive two 74L series TTL loads or one 74LS load across full temperature range |
| Input Thresholds | VIL ≤ 1.5 V / VIH ≥ 3.5 V @ 5 V; scales linearly - ensures reliable switching with variable supply and noise margin >1 V |
| Propagation Delay | ≤200 ns @ 5 V, ≤100 ns @ 10 V, ≤80 ns @ 15 V (CL = 50 pF) - defines maximum operating frequency in combinational logic paths |
| Quiescent Current | ≤1.0 µA @ 15 V, 25°C - enables ultra-low standby power in battery-backed or energy-sensitive systems |
| Operating Temperature | –55°C to +125°C - qualified for automotive under-hood, industrial motor control, and aerospace environments |
Pinout & Package
MC14025BF is supplied in a 14-pin plastic DIP package (Case 646, P suffix), with 0.300-inch body width and through-hole mounting. Pin 14 is VDD, pin 7 is VSS, and pins 6, 8, and 13 are no-connect (NC) - confirmed from device marking diagram and pin assignment table.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3 | Input A1, A2, A3 for Gate A | Three dedicated inputs for first NOR gate; all must be LOW for output pin 4 to go HIGH |
| 4 | Output A | Active-low NOR output; sinks current when any input HIGH, sources current only during transition or light load |
| 5, 6, 8 | Input B1, B2, B3 for Gate B | Three inputs for second NOR gate; pin 6 and 8 are NC in MC14025B - confirmed in pin diagram |
| 9 | Output B | Second independent NOR output; electrically isolated from Gate A and Gate C |
| 10, 11, 12 | Input C1, C2, C3 for Gate C | Inputs for third NOR gate; pin 12 is NC in MC14025B per official pin assignment |
| 13 | Output C | Third NOR output; shares VDD (pin 14) and VSS (pin 7) with other gates but has independent logic path |
| 7 | VSS | Ground reference for all gates; unused NOR inputs must be tied to this pin to prevent floating |
| 14 | VDD | Positive supply rail; decoupling capacitor required close to this pin for stable high-speed switching |
Key Features
| Feature | Design Value |
|---|---|
| Wide Supply Range | 3.0–18.0 VDC operation eliminates need for separate voltage regulators in mixed-rail systems |
| Rail-to-Rail Output | VOH ≥ 4.95 V @ 5 V, VOL ≤ 0.05 V - ensures full logic swing and compatibility with TTL and CMOS families |
| High Noise Immunity | Guaranteed 1.0–2.5 V DC noise margin across VDD range - suppresses false triggering in EMI-prone environments |
| Low Quiescent Power | IDDTOTAL ≤ 1.0 µA @ 15 V - enables use in always-on monitoring circuits without significant battery drain |
| Pin-for-Pin CD4000 Compatibility | Direct replacement for CD4025B - allows legacy design upgrades without PCB revision |
Applications
| Industrial Control Logic | Power Supply Sequencing |
|---|---|
Use Scenario: Implementing safety interlock logic in PLC I/O modules where three sensor inputs must all be de-asserted before enabling an actuator. IC Role / Device Role / Timing Role: Triple 3-input NOR gate performing combinatorial logic evaluation with sub-200 ns propagation at 5 V. Use Value: Eliminates need for discrete transistor logic or microcontroller polling, reducing BOM count and firmware complexity. | Use Scenario: Generating synchronized enable signals for multi-rail DC/DC converters in telecom equipment, ensuring 12 V powers before 3.3 V. IC Role / Device Role / Timing Role: NOR gate configured as active-low AND (via De Morgan) to combine delayed reset signals from different voltage monitors. Use Value: Provides deterministic, zero-software timing control with guaranteed setup/hold margins across temperature. |
| Reset Signal Generation | Legacy System Interface |
Use Scenario: Consolidating watchdog timeout, manual reset, and brown-out detection into a single hardware reset line for microcontrollers. IC Role / Device Role / Timing Role: NOR-based wired-OR reset combiner with Schmitt-trigger-compatible inputs and TTL-level output drive. Use Value: Ensures clean, glitch-free reset assertion even with asynchronous input edges and varying noise coupling. | Use Scenario: Interfacing modern 3.3 V FPGA I/O banks to legacy 12 V industrial sensors using level-tolerant logic translation. IC Role / Device Role / Timing Role: Voltage-scalable NOR gate accepting 12 V inputs while driving 3.3 V–compatible outputs via resistive pull-down. Use Value: Avoids dedicated level shifters; leverages inherent 18 V absolute max rating and input threshold scaling. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar NOR gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CD4025BE | Identical logic function and pinout; same 3–18 V supply range but higher typical quiescent current (5 µA vs. 1 µA) | Same industrial control and reset roles; slightly reduced battery life in ultra-low-power designs | Select CD4025BE only if legacy qualification or dual-sourcing mandates TI/ST heritage part |
| 74HC25D | 3.3 V–6 V supply only; faster propagation (~15 ns @ 5 V) but incompatible above 6 V and lacks 125°C rating | Suitable for consumer-grade 5 V systems only; not usable in 12 V automotive or industrial applications | Choose 74HC25D only for cost-sensitive, high-speed 5 V board-level logic where extended temperature is unnecessary |
Compared with CD4025BE, MC14025BF offers lower quiescent current and identical pinout; compared with 74HC25D, it supports wider voltage and temperature ranges but trades off speed - making MC14025BF optimal for ruggedized, multi-rail, low-power embedded control.
Availability
MC14025BF is available at Aetrix Electronics and suitable for industrial control logic, power supply sequencing, and reset signal generation requiring stable component supply across extended temperature and voltage ranges.
Supply support for MC14025BF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
ON Semiconductor is a global semiconductor manufacturer specializing in energy-efficient electronics for automotive, industrial, cloud computing, and IoT applications.
The MC14025BF belongs to the B-Series CMOS logic family, engineered for ultra-low static power and high noise immunity in harsh environments - targeting applications where reliability across wide voltage and temperature extremes is non-negotiable.
FAQ
What is the exact logic function implemented by the MC14025BF?
The MC14025BF implements three independent 3-input NOR gates. Each gate outputs HIGH only when all three of its inputs are LOW; otherwise, the output is LOW. This behavior is confirmed in the device description section and logic diagram on page 2 of the official datasheet. The MC14025BF does not include inverters in its internal schematic - unlike some other B-series devices - preserving pure NOR functionality per gate.
Can the MC14025BF operate reliably at 15 VDC and +125°C?
Yes, the MC14025BF is fully rated for 15 VDC supply and operation from –55°C to +125°C, as specified in the Absolute Maximum Ratings and Electrical Characteristics tables. At 15 V and 125°C, VOH remains ≥14.95 V, VOL ≤0.05 V, and output drive capability is maintained at ±2.4 mA (sink) and –2.25 mA (source), satisfying TTL load requirements. These values are measured and guaranteed - not typical-only - per datasheet Note 1 and Table 3.
Which pins are no-connect (NC) on the MC14025BF, and why are they present?
Pins 6, 8, and 12 are no-connect (NC) on the MC14025BF, as explicitly shown in the "PIN ASSIGNMENTS" diagram on page 2 of the datasheet. These pins exist due to shared 14-pin DIP packaging across the MC14001B Series (e.g., MC14001B uses all 14 pins; MC14025B uses only 13). They must remain unconnected - not tied to VDD or VSS - to avoid unintended current paths or latch-up. The NC designation is device-specific and confirmed for MC14025B, not inferred from other variants.
How should unused inputs be handled on the MC14025BF?
All unused inputs on the MC14025BF must be tied to VSS (pin 7), as stated in the datasheet footnote on page 4: "All unused inputs of OR, NOR gates must be connected to VSS." This prevents floating inputs from causing excessive supply current, oscillation, or increased EMI susceptibility. Tying to VDD or leaving open violates the device's operational specification and may result in undefined output states or accelerated parametric drift over temperature.
Is the MC14025BF pin-compatible with the CD4025B, and what does that mean for design reuse?
Yes, the MC14025BF is pin-for-pin compatible with the CD4025B, as confirmed in the "Pin–for–Pin Replacements" statement on page 1 of the datasheet. This means identical PCB footprint, identical pin functions (including NC pins), and identical power/ground locations - enabling drop-in replacement without layout changes. However, MC14025BF offers lower quiescent current (1 µA vs. 5 µA) and tighter propagation delay specs, providing measurable performance and power advantages in upgraded designs.
MC14025BF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- *
- Package/Case:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- Logic Type:
- -
- Number of Circuits:
- -
- Number of Inputs:
- -
- Features:
- -
- Voltage - Supply:
- -
- Current - Quiescent (Max):
- -
- Current - Output High, Low:
- -
- Input Logic Level - Low:
- -
- Input Logic Level - High:
- -
- Max Propagation Delay @ V, Max CL:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
MC14025BF FAQ
1.How can I place an order for MC14025BF through Aetrix?
Please submit a Request for Quotation (RFQ) for MC14025BF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MC14025BF reliable?
The price and inventory of MC14025BF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC14025BF is usually 5 days.
3.What payment methods are accepted for MC14025BF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC14025BF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MC14025BF?
MC14025BF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MC14025BF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MC14025BF?
For technical support, including MC14025BF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC14025BF requirements.
6.How does Aetrix verify that MC14025BF is sourced from the original manufacturer or authorized distributors?
All MC14025BF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC14025BF meets industry standards.
7.What is the process for return or replacement of MC14025BF?
All MC14025BF units undergo pre-shipment inspection (PSI). If there is an issue with MC14025BF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MC14025BF part is unused and in its original packaging.
Return procedure for MC14025BF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MC14025BF Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

