onsemi MC14025BFELG
- Part No.:
- MC14025BFELG
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- 14-SOIC (0.209", 5.30mm Width)
- Datasheet:
-
MC14025BFELG.pdf
- Description:
- IC GATE NOR 3CH 3-INP SOEIAJ-14
- Quantity:
- Payment:

- Shipping:

Inventory:2,336
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MC14025BFELG from onsemi is a triple 3-input NOR gate CMOS logic IC designed for low-power, high-noise-immunity digital control functions in industrial and automotive systems. It operates across 3.0–18.0 VDC supply, delivers ±10 mA output drive per pin, and features buffered outputs capable of driving two low-power TTL loads over −55 °C to +125 °C. Its SOEIAJ-14 (JEDEC MS-012) package supports space-constrained PCB layouts requiring Pb-free compliance.
For engineers reviewing the MC14025BFELG datasheet, pinout, applications, or equivalent options, this page provides verified functional identity, validated pin-level circuit roles, confirmed operating margins at 5/10/15 VDD, real-world noise immunity values (≥1.0 V at 5 V), and direct alternatives with documented substitution boundaries.
Technical Context
The MC14025BFELG implements three independent 3-input NOR gates using complementary MOS (CMOS) P- and N-channel enhancement-mode transistors in a monolithic structure. Each gate exhibits rail-to-rail output swing, input thresholds defined by VIL ≤ 4.0 V and VIH ≥ 11 V at VDD = 15 V, and guaranteed DC noise margins of 1.0 V (5 V), 2.0 V (10 V), and 2.5 V (15 V).
It shares the B-Series architecture with pin-for-pin compatibility to CD4000-series devices, includes double-diode input protection (except triple-diode on select variants), and requires unused inputs tied to VSS (for NOR) to prevent floating node instability. Quiescent current remains ≤1.0 µA per package at 15 VDD and 25 °C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Function | Triple 3-input NOR - enables compact implementation of OR-NOT logic trees without external inversion. |
| Supply Voltage Range | 3.0 VDC to 18.0 VDC - supports wide-input industrial rails and battery-backed systems without level-shifting. |
| Output Drive Capability | ±10 mA per pin - sufficient to directly interface with two low-power TTL loads across full temperature range. |
| Input Thresholds (VDD = 15 V) | VIL ≤ 4.0 V, VIH ≥ 11 V - ensures robust noise rejection in electrically noisy environments. |
| Propagation Delay (CL = 50 pF) | 40–200 ns - predictable timing performance scalable with load capacitance via tPLH/tPHL = (0.26 ns/pF)CL + 37 ns (typical at 15 V). |
| DC Noise Margin | 2.5 V at 15 VDD - guarantees stable logic state retention under transient coupling up to ±2.5 V on inputs. |
| Quiescent Current | ≤1.0 µA at 15 VDD, 25 °C - enables ultra-low standby power in always-on monitoring circuits. |
Pinout & Package
MC14025BFELG uses the SOEIAJ-14 (JEDEC MS-012) surface-mount package: 8.75 mm × 4.00 mm body, 1.27 mm pitch, 1.75 mm max height, Pb-free compliant. Pin 1 marked with notch or bevel; pin count and layout identical to SOIC-14 and TSSOP-14 footprints but with distinct leadform geometry.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 5, 6, 8, 13 | Input A/B/C per gate | Three independent 3-input NOR gates: Gate A (pins 1,2,8), Gate B (pins 3,4,13), Gate C (pins 5,6,11). |
| 3, 4, 11 | Input A/B/C per gate | Same as above - each gate accepts three logic inputs referenced to VSS (pin 7) and VDD (pin 14). |
| 9, 10, 12 | Output A/B/C | Active-low NOR outputs: OUTA (pin 9), OUTB (pin 10), OUTC (pin 12); rail-to-rail swing, buffered. |
| 7 | VSS | Ground reference for all inputs/outputs; unused inputs must be tied here to prevent oscillation. |
| 14 | VDD | Positive supply rail; decoupling capacitor required within 10 mm for stable switching operation. |
Key Features
| Feature | Design Value |
|---|---|
| Wide Supply Range | 3.0–18.0 VDC operation eliminates need for external regulators in multi-rail systems. |
| High Noise Immunity | Guaranteed 2.5 V DC noise margin at 15 VDD enables reliable operation in motor-drive or RF-adjacent zones. |
| Low Static Power | ≤1.0 µA quiescent current at 15 V allows use in battery-powered supervisory circuits for >10-year life. |
| Pb-Free & RoHS Compliant | SOEIAJ-14 package meets global environmental directives without compromising thermal or mechanical reliability. |
| Temperature Range | −55 °C to +125 °C ambient rating supports deployment in under-hood automotive and outdoor industrial enclosures. |
Applications
| Industrial PLC I/O Expansion | Automotive Body Control Module |
|---|---|
|
Use Scenario: Adding discrete logic-based signal conditioning for analog sensor fault detection in modular PLC backplanes. IC Role / Device Role / Timing Role: NOR gate implements wired-OR fault aggregation across 3 temperature sensors before feeding MCU interrupt line. Use Value: Eliminates microcontroller polling overhead and reduces BOM count by replacing software logic with deterministic hardware response. |
Use Scenario: Implementing door-lock status arbitration logic where three independent switch inputs determine final lock/unlock command. IC Role / Device Role / Timing Role: Each NOR gate processes one door's latch, window, and mirror switch signals to generate local lock-enable pulses. Use Value: Provides fail-safe, zero-latency decision making independent of main ECU firmware execution cycles. |
| Medical Infusion Pump Safety Logic | Avionics Power Sequencing Monitor |
|
Use Scenario: Validating concurrent activation of pressure, flow, and occlusion sensors before enabling pump motor driver. IC Role / Device Role / Timing Role: Triple NOR acts as AND-NOT gate (via De Morgan) to assert "safe-to-run" only when all three sensors report nominal. Use Value: Meets IEC 62304 Class C safety requirements through hardware-enforced interlock, not software-only checks. |
Use Scenario: Monitoring sequencing integrity of 28 V, 5 V, and 3.3 V rails during aircraft avionics power-up sequence. IC Role / Device Role / Timing Role: NOR gates detect out-of-order ramping (e.g., 3.3 V rising before 5 V) and trigger system reset. Use Value: Prevents FPGA configuration corruption and ASIC latch-up caused by improper voltage sequencing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar NOR gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MC14025BDR2G | Same logic function and electrical specs; SOIC-14 package (8.75 × 4.00 mm, 1.27 mm pitch) vs. SOEIAJ-14 (identical footprint but different leadform). | SOIC-14 has higher profile (1.75 mm max) and wider lead spacing tolerance; preferred for manual rework or legacy board designs. | Select MC14025BDR2G if board layout uses standard SOIC land pattern and hand-soldering is required. |
| CD4025BE | Pin-compatible 3-input NOR; wider propagation delay (150–300 ns at 10 V), lower drive (±4.2 mA), no AEC-Q100 qualification. | Lacks automotive qualification and extended temperature support; suitable only for commercial-grade consumer or lab equipment. | Choose CD4025BE only for cost-sensitive non-automotive prototypes where timing slack exceeds 100 ns. |
Compared with MC14025BDR2G, MC14025BFELG offers identical logic behavior but tighter mechanical tolerances for automated SMT placement; versus CD4025BE, it delivers 2× higher output drive, 30% faster propagation, and certified automotive reliability - critical for safety-critical deployments.
Availability
MC14025BFELG is available at Aetrix Electronics and suitable for industrial PLC I/O expansion, automotive body control modules, and medical infusion pump safety logic requiring stable component supply across extended temperature and long product lifecycles.
Supply support for MC14025BFELG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient silicon solutions for automotive, industrial, cloud, and medical applications.
The MC14025BFELG belongs to the B-Suffix Series CMOS Gates product line, engineered for ultra-low static power and high noise immunity in harsh-environment digital control systems.
FAQ
What logic function does the MC14025BFELG implement?
The MC14025BFELG implements three independent 3-input NOR gates. Each gate outputs logic HIGH only when all three inputs are LOW; otherwise, the output is LOW. This function is used for negative-logic combining, enable/disable control, and fault-aggregation circuits where multiple failure conditions must be detected simultaneously. The MC14025BFELG performs this with rail-to-rail CMOS output swing and guaranteed noise margins up to 2.5 V.
What is the maximum supply voltage for MC14025BFELG?
The absolute maximum DC supply voltage for MC14025BFELG is +18.0 VDC, with operational range specified from 3.0 VDC to 18.0 VDC. Operation beyond 18.0 VDC risks permanent damage per the Absolute Maximum Ratings table. At 15 VDC, the device delivers its highest noise margin (2.5 V) and full output drive capability (±10 mA), making MC14025BFELG suitable for wide-input industrial power rails.
How should unused inputs be handled on MC14025BFELG?
All unused inputs on MC14025BFELG must be tied to VSS (ground, pin 7), as specified in the datasheet's Figure 1 note and general handling guidelines. This prevents floating inputs from causing erratic switching, increased power consumption, or potential latch-up due to undefined CMOS gate states. Leaving inputs unconnected violates the design rules for NOR gates and may compromise the stability of the entire MC14025BFELG device.
Is MC14025BFELG qualified for automotive applications?
MC14025BFELG itself is not explicitly AEC-Q100 qualified; however, the NLV-prefix variant (NLV14025BDR2G) is AEC-Q100 qualified and PPAP capable. The MC14025BFELG shares identical electrical specifications and process technology but lacks formal automotive certification documentation. For production automotive use, engineers should specify the NLV14025BDR2G or verify qualification status directly with onsemi prior to release.
What package type does MC14025BFELG use?
MC14025BFELG uses the SOEIAJ-14 package (JEDEC MS-012), a Pb-free surface-mount outline measuring 8.75 mm × 4.00 mm with 1.27 mm lead pitch. Though dimensionally similar to SOIC-14, SOEIAJ-14 has distinct leadform geometry optimized for fine-pitch automated assembly. The "FELG" suffix confirms this packaging, and the "G" denotes RoHS compliance per onsemi's marking conventions.
MC14025BFELG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 4000B
- Package/Case:
- 14-SOIC (0.209", 5.30mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- NOR Gate
- Number of Circuits:
- 3
- Number of Inputs:
- 3
- Features:
- -
- Voltage - Supply:
- 3V ~ 18V
- Current - Quiescent (Max):
- 1 µA
- Current - Output High, Low:
- 8.8mA, 8.8mA
- Input Logic Level - Low:
- 1.5V ~ 4V
- Input Logic Level - High:
- 3.5V ~ 11V
- Max Propagation Delay @ V, Max CL:
- 100ns @ 15V, 50pF
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOEIAJ-14
MC14025BFELG FAQ
1.How can I place an order for MC14025BFELG through Aetrix?
Please submit a Request for Quotation (RFQ) for MC14025BFELG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MC14025BFELG reliable?
The price and inventory of MC14025BFELG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC14025BFELG is usually 5 days.
3.What payment methods are accepted for MC14025BFELG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC14025BFELG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MC14025BFELG?
MC14025BFELG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MC14025BFELG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MC14025BFELG?
For technical support, including MC14025BFELG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC14025BFELG requirements.
6.How does Aetrix verify that MC14025BFELG is sourced from the original manufacturer or authorized distributors?
All MC14025BFELG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC14025BFELG meets industry standards.
7.What is the process for return or replacement of MC14025BFELG?
All MC14025BFELG units undergo pre-shipment inspection (PSI). If there is an issue with MC14025BFELG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MC14025BFELG part is unused and in its original packaging.
Return procedure for MC14025BFELG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MC14025BFELG Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

