Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi MC14049UBDTELG

Name: MC14049UBDTELG
Brand: onsemi
SKU: MC14049UBDTELG
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: MC14049UBDTELG

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: 16-TSSOP (0.173", 4.40mm Width)

Datasheet:: MC14049UBDTELG.pdf

Description:: IC INVERTER 6CH 1-INP 16TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,364

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

MC14049UBDTELG from onsemi is a hex CMOS inverter/buffer IC designed for logic-level translation and high-noise-immunity signal conditioning in mixed-voltage systems. It operates from 3.0 V to 18 V, supports input voltages exceeding VDD (up to +18 V), delivers ±45 mA output sink/source capability per pin, and features two unconnected pins (13 and 16). It is widely used in industrial control interfaces where TTL-to-CMOS or CMOS-to-TTL level shifting is required with single-supply simplicity.

For engineers reviewing the MC14049UBDTELG datasheet, pinout, applications, or equivalent options, key selection considerations include its wide VDD range (3–18 V), VIH > VDD capability, NC pin awareness (pins 13/16), rail-to-rail output swing, and TSSOP-16 packaging for space-constrained PCB layouts.

Technical Context

The MC14049UBDTELG implements six independent CMOS inverting buffer stages using complementary P-channel and N-channel enhancement-mode MOSFETs on a monolithic die. Each stage provides true logic inversion with rail-to-rail output swing and supports input overvoltage tolerance - VIH up to +18 V regardless of VDD setting. Its architecture enables direct interfacing between higher-voltage legacy logic (e.g., 12 V or 15 V CMOS) and lower-voltage microcontrollers (e.g., 3.3 V or 5 V).

It exhibits low quiescent current (≤4.0 µA at VDD = 15 V, TA = 25°C) and robust ESD protection on all inputs. The device meets JEDEC UB specifications and is Pb-free/RoHS compliant. Pin 8 is VSS (ground), pin 1 is VDD, and pins 13 and 16 are confirmed no-connect terminals with no internal bonding.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage Range	3.0 V to 18.0 V - Enables single-supply operation across industrial, automotive, and legacy logic systems without level-shifter ICs.
Input Voltage Range	–0.5 V to +18.0 V - Allows VIH > VDD (e.g., 12 V input into 5 V system), critical for high-side sensing and mixed-voltage bus interfacing.
Output Sink Current (IOL)	≥30 mA at VDD = 15 V - Drives two standard TTL loads (VOL ≤ 0.5 V) or LED indicators directly without external transistors.
Output Source Current (IOH)	–4.7 mA at VDD = 15 V - Sufficient for CMOS fanout and pull-up-driven logic, though asymmetrical vs. sink strength.
Propagation Delay	30 ns typical (tPHL) at VDD = 15 V, CL = 50 pF - Supports medium-speed digital control paths (≤10 MHz toggle rate) in PLC I/O modules.
Quiescent Supply Current	4.0 µA max at VDD = 15 V, TA = 25°C - Enables ultra-low-power standby in battery-backed monitoring circuits.
Package	TSSOP-16 (Case 948F) - 4.4 mm × 5.0 mm footprint with 0.65 mm pitch; optimized for automated assembly and thermal performance in dense layouts.

Pinout & Package

TSSOP-16 package (Case 948F), 4.4 mm × 5.0 mm body, 0.65 mm lead pitch, exposed pad not present, RoHS-compliant Pb-free finish.

Pin/Terminal	Circuit Role	Design Meaning
1	VDD	Positive supply rail - Must be decoupled locally (e.g., 100 nF ceramic) to suppress switching noise on shared power nets.
2	INA	Inverter A input - Accepts DC or transient signals up to +18 V; unused inputs must tie to VDD or VSS to prevent floating-induced shoot-through.
3	OUTA	Inverter A output - Rail-to-rail CMOS output; capable of sourcing/sinking ≥30 mA (sink) at VDD = 15 V.
4	INB	Inverter B input - Electrically identical to INA; shares same VIH/VIL thresholds and ESD protection structure.
5	OUTB	Inverter B output - Independent stage; no internal coupling to other outputs - supports asynchronous signal routing.
6	INC	Inverter C input - Input capacitance ≤20 pF (typical) - minimizes loading on high-impedance sources like potentiometer wipers.
7	OUTC	Inverter C output - Validated drive strength ensures reliable clock distribution to multiple downstream CMOS gates.
8	VSS	Ground reference - All voltage measurements referenced to this pin; requires low-inductance connection to system ground plane.
9	IND	Inverter D input - Supports same overvoltage tolerance as other inputs; no special biasing required.
10	OUTD	Inverter D output - Matches propagation delay specs (tPLH/tPHL ≤50 ns max at VDD = 15 V) for timing-critical enable lines.
11	INE	Inverter E input - Internally identical to INA–IND; no functional differentiation between channels.
12	OUTE	Inverter E output - Output voltage swing VOH ≥14.95 V (min) at VDD = 15 V - ensures full logic '1' for downstream 12 V CMOS receivers.
13	NC	No connection - Not bonded internally; PCB trace must be omitted or left unconnected to avoid parasitic coupling.
14	INF	Inverter F input - Final input channel; VIH threshold = 12.5 V (min) at VDD = 15 V - validated for 12 V sensor interface applications.
15	OUTF	Inverter F output - Delivers VOL ≤0.05 V (max) at VDD = 15 V - guarantees solid logic '0' even under full load.
16	NC	No connection - Confirmed open die bond; no electrical function - must remain unconnected per datasheet Figure 1 and text note.

Key Features

Feature	Design Value
High-to-Low Level Conversion	Supports VIH up to +18 V with VDD as low as 3 V - enables direct interface of 12 V sensors to 3.3 V MCU GPIO without external resistive dividers.
Wide Supply Range	3.0 V to 18.0 V operation - eliminates need for separate LDOs in multi-rail industrial systems (e.g., 5 V logic + 12 V actuator control).
Enhanced ESD Protection	Improved HBM ESD rating on all inputs - reduces field failure risk in handling-sensitive environments like factory automation test benches.
Low Power Dissipation	IDD ≤ 4.0 µA at VDD = 15 V - allows use in always-on supervisory circuits without compromising battery life in portable equipment.
Pb-Free / RoHS Compliance	Meets EU RoHS Directive 2011/65/EU and JEDEC J-STD-020 - qualified for lead-free reflow (260°C peak) and automotive PPAP programs.

Applications

Industrial Sensor Interface	Legacy Bus Level Translation
Use Scenario: Interfacing 12 V analog sensor outputs (e.g., pressure transducers) to a 3.3 V microcontroller ADC reference or digital enable line. IC Role / Device Role: High-to-low voltage translator and noise-immune buffer - accepts 12 V input while operating from 3.3 V VDD. Use Value: Eliminates external resistor dividers and associated accuracy drift; VIH > VDD ensures reliable detection of 12 V logic-high signals.	Use Scenario: Converting 5 V TTL control signals to drive 12 V solenoid drivers or relay modules in programmable logic controllers. IC Role / Device Role: CMOS-to-TTL/DTL converter with high sink current - drives two TTL loads per output at VDD = 5 V. Use Value: Provides 3.2 mA minimum sink current (IOL) at VOL ≤ 0.4 V - meets TTL input low-level requirements without discrete transistors.
Automotive Body Control	Programmable Power Sequencing
Use Scenario: Conditioning switch inputs from 12 V vehicle battery circuits (e.g., door latch, hood open) for AEC-Q100-compliant MCU inputs. IC Role / Device Role: Robust input buffer with extended temperature range (–55°C to +125°C) and improved ESD protection. Use Value: NLV-prefix variants exist (e.g., NLV14049UBDR2G); this TSSOP variant supports automotive-grade reliability when paired with appropriate layout practices.	Use Scenario: Generating synchronized enable/disable strobes for multi-rail power supplies (e.g., 1.2 V core, 3.3 V I/O, 5 V analog) in FPGA-based systems. IC Role / Device Role: Hex inverter providing six independent, phase-aligned control signals with matched propagation delays. Use Value: tPHL/tPLH matching ≤20 ns (max deviation) across channels ensures deterministic power-up sequencing within tight timing windows.

Industrial Sensor Interface

Legacy Bus Level Translation

Use Scenario: Interfacing 12 V analog sensor outputs (e.g., pressure transducers) to a 3.3 V microcontroller ADC reference or digital enable line.

IC Role / Device Role: High-to-low voltage translator and noise-immune buffer - accepts 12 V input while operating from 3.3 V VDD.

Use Value: Eliminates external resistor dividers and associated accuracy drift; VIH > VDD ensures reliable detection of 12 V logic-high signals.

Use Scenario: Converting 5 V TTL control signals to drive 12 V solenoid drivers or relay modules in programmable logic controllers.

IC Role / Device Role: CMOS-to-TTL/DTL converter with high sink current - drives two TTL loads per output at VDD = 5 V.

Use Value: Provides 3.2 mA minimum sink current (IOL) at VOL ≤ 0.4 V - meets TTL input low-level requirements without discrete transistors.

Automotive Body Control

Programmable Power Sequencing

Use Scenario: Conditioning switch inputs from 12 V vehicle battery circuits (e.g., door latch, hood open) for AEC-Q100-compliant MCU inputs.

IC Role / Device Role: Robust input buffer with extended temperature range (–55°C to +125°C) and improved ESD protection.

Use Value: NLV-prefix variants exist (e.g., NLV14049UBDR2G); this TSSOP variant supports automotive-grade reliability when paired with appropriate layout practices.

Use Scenario: Generating synchronized enable/disable strobes for multi-rail power supplies (e.g., 1.2 V core, 3.3 V I/O, 5 V analog) in FPGA-based systems.

IC Role / Device Role: Hex inverter providing six independent, phase-aligned control signals with matched propagation delays.

Use Value: tPHL/tPLH matching ≤20 ns (max deviation) across channels ensures deterministic power-up sequencing within tight timing windows.

Equivalent & Alternatives

The following parts are listed as comparable options for similar hex inverter/buffer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
CD4049UBE	Same pinout (PDIP-16), but only rated to 15 V VDD max; lacks VIH > VDD specification; lower IOL (16 mA typ at 15 V).	Not suitable for 18 V systems or inputs exceeding VDD; limited drive strength for TTL loads.	Select CD4049UBE only for cost-sensitive, non-automotive designs with VDD ≤15 V and no overvoltage inputs.
74HC04PW	CMOS hex inverter in TSSOP-14; VDD = 2–6 V only; VIH ≤ VDD; no overvoltage tolerance; higher speed (tPD ≈ 7 ns).	Cannot replace MC14049UBDTELG in 12 V or 15 V systems; incompatible pin count (14-pin vs. 16-pin) and missing NC pins.	Choose 74HC04PW only for low-voltage (≤5 V), high-speed digital logic where VIH > VDD is unnecessary.

Compared with CD4049UBE and 74HC04PW, the MC14049UBDTELG uniquely supports 18 V operation, VIH > VDD, and 30+ mA sink drive - making it irreplaceable in industrial and automotive mixed-voltage signal conditioning where robustness and voltage flexibility are mandatory.

Availability

MC14049UBDTELG is available at Aetrix Electronics and suitable for industrial sensor interface, legacy bus level translation, automotive body control, and programmable power sequencing requiring stable component supply and long-term manufacturability.

Supply support for MC14049UBDTELG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient electronics for automotive, industrial, cloud, and IoT applications.

The MC14049UBDTELG belongs to the legacy MC14000-series CMOS logic family, engineered for high-noise-immunity, wide-supply operation in harsh environments - particularly targeting industrial control, instrumentation, and automotive subsystems.

FAQ

What is the maximum input voltage allowed on MC14049UBDTELG inputs?

The MC14049UBDTELG permits input voltages from –0.5 V to +18.0 V, regardless of VDD setting. This VIH > VDD capability is explicitly specified and validated - enabling safe interfacing of 12 V or 15 V signals into a 3.3 V or 5 V powered MC14049UBDTELG without external clamping or attenuation.

Are pins 13 and 16 on MC14049UBDTELG functional or should they be left unconnected?

Pins 13 and 16 on the MC14049UBDTELG are confirmed no-connect (NC) terminals with no internal bonding - as stated in the datasheet's Figure 1, Figure 2, and descriptive text. These pins must remain unconnected on the PCB; routing traces to them may introduce noise coupling or mechanical stress without functional benefit.

Can MC14049UBDTELG drive standard TTL loads directly?

Yes - when operated at VDD = 5.0 V, the MC14049UBDTELG delivers IOL ≥ 3.2 mA with VOL ≤ 0.4 V, satisfying the DC requirements for driving two standard TTL/DTL loads. This is explicitly verified in the datasheet's "Features" section and Electrical Characteristics table.

What is the recommended operating temperature range for MC14049UBDTELG?

The MC14049UBDTELG is rated for ambient temperatures from –55°C to +125°C, as defined in the Absolute Maximum Ratings table. This extended range supports deployment in under-hood automotive, outdoor industrial enclosures, and high-temperature manufacturing environments without derating.

Does MC14049UBDTELG support rail-to-rail output swing?

Yes - the MC14049UBDTELG provides true rail-to-rail output voltage swing: VOH ≥ 14.95 V (min) and VOL ≤ 0.05 V (max) at VDD = 15 V, and similarly tight margins at 5 V and 10 V. This ensures full logic-level compatibility across the entire 3–18 V supply range.

MC14049UBDTELG Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 4000B

Package/Case:: 16-TSSOP (0.173", 4.40mm Width)

Packaging:: Tube

Product Status:: Obsolete

Logic Type:: Inverter

Number of Circuits:: 6

Number of Inputs:: 1

Features:: -

Voltage - Supply:: 3V ~ 18V

Current - Quiescent (Max):: 4 µA

Current - Output High, Low:: 10mA, 40mA

Input Logic Level - Low:: 1V ~ 2.5V

Input Logic Level - High:: 4V ~ 12.5V

Max Propagation Delay @ V, Max CL:: 50ns @ 15V, 50pF

Operating Temperature:: -55°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 16-TSSOP

MC14049UBDTELG FAQ

1.How can I place an order for MC14049UBDTELG through Aetrix?

Please submit a Request for Quotation (RFQ) for MC14049UBDTELG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for MC14049UBDTELG reliable?

The price and inventory of MC14049UBDTELG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC14049UBDTELG is usually 5 days.

3.What payment methods are accepted for MC14049UBDTELG?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC14049UBDTELG transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for MC14049UBDTELG?

MC14049UBDTELG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your MC14049UBDTELG order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for MC14049UBDTELG?

For technical support, including MC14049UBDTELG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC14049UBDTELG requirements.

6.How does Aetrix verify that MC14049UBDTELG is sourced from the original manufacturer or authorized distributors?

All MC14049UBDTELG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC14049UBDTELG meets industry standards.

7.What is the process for return or replacement of MC14049UBDTELG?

All MC14049UBDTELG units undergo pre-shipment inspection (PSI). If there is an issue with MC14049UBDTELG, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The MC14049UBDTELG part is unused and in its original packaging.

Return procedure for MC14049UBDTELG:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…