onsemi MC33567D-002
- Part No.:
- MC33567D-002
- Manufacturer:
- onsemi
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
MC33567D-002.pdf
- Description:
- LDO CNTRLR REG 2.525V 8PIN SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,862
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MC33567D-002 from ON Semiconductor is a dual linear power supply controller designed for motherboard voltage regulation, driving two external N-channel MOSFETs to regulate independent supply planes. It delivers 1.818 V for I/O and memory termination and 1.515 V for GTL+/AGP planes, with undervoltage short-circuit protection, TTL-compatible shutdown inputs, and sense-line feedback for load-point regulation in high-current applications.
For engineers reviewing the MC33567D-002 datasheet, pinout, applications, or equivalent options, key selection criteria include dual-output voltage accuracy (±2.5% regulation), hiccup-mode fault response (0.97 ms on-time / 47.7 ms off-time), SO-8 package compatibility, and support for AGP card detection via VIN bypass mode on regulator 2.
Technical Context
The MC33567D-002 implements two independent linear regulator control loops, each with dedicated SENSE input, DRV output, and SHDN enable logic. Its internal architecture includes startup/undervoltage shutdown circuitry (UVLO threshold 8.5 V ±0.5 V), gate drive outputs capable of 10.5 V swing and 20 mA peak source/sink current, and hiccup-mode protection triggered at 75% VOUT under short-circuit conditions.
Each regulator operates autonomously: regulator 1 fixes at 1.818 V, regulator 2 at 1.515 V (MC33567−1 variant), with SHDN pins internally pulled up to 3.3 V and threshold hysteresis of 130 mV. The device requires external N-channel MOSFETs (e.g., MTD3055VL) and 100 µF output capacitance with ≤30 mΩ ESR for stable operation across 0–80°C ambient.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VOUT1 / VOUT2 | 1.818 V / 1.515 V - Precise dual-output voltages for I/O/memory and GTL+/AGP planes per MC33567−1 specification |
| Output Regulation | ±2.5% over 5 mA–1.3 A load - Ensures stable rail integrity under dynamic motherboard current demands |
| UVLO Threshold | 8.5 V (typical), 7.0–9.0 V range - Prevents operation below minimum safe VCC, with 0.5 V hysteresis for noise immunity |
| DRV Output Capability | 10.5 V drive voltage, 20 mA peak source/sink - Sufficient gate drive for low-RDS(on) N-MOSFETs like MTD3055VL |
| Hiccup Mode Timing | 0.97 ms ON / 47.7 ms OFF - Limits fault energy during sustained short circuits while enabling automatic recovery |
| SHDN Input Logic | TTL-compatible: <0.8 V = disable, >1.3 V = regulate, >4.1 V = VIN bypass on Reg2 - Enables AGP card detection and dynamic rail control |
| Thermal Resistance | RθJA = 159 °C/W - Requires thermal-aware PCB layout with copper pour for 0–80°C ambient operation |
Pinout & Package
MC33567D-002 uses an SO-8 (Case 751-07, D Suffix) surface-mount package measuring 4.9 mm × 3.9 mm × 1.5 mm, with standard 1.27 mm lead pitch and Pb-free option available (G-suffix).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - DRV1 | Gate drive output 1 | Drives external N-MOSFET gate for regulator 1; clamped to GND in shutdown |
| 2 - SENSE1 | Feedback sense input 1 | Monitors load voltage remotely; required for tight regulation - open connection forces hiccup mode |
| 3 - SHDN1 | Shutdown enable 1 | TTL-high (>1.3 V) enables regulator 1; internal 3.3 V pull-up allows single-resistor control |
| 4 - GND | Analog/digital ground | Common reference for all internal circuitry and sense/feedback paths |
| 5 - SHDN2 | Shutdown enable 2 | Independent TTL control for regulator 2; supports AGP card detection via VIN bypass when >4.1 V |
| 6 - SENSE2 | Feedback sense input 2 | Load-point sensing for regulator 2; same critical routing requirements as SENSE1 |
| 7 - DRV2 | Gate drive output 2 | Drives external N-MOSFET gate for regulator 2; fully enhances FET in VIN bypass mode (MC33567−1 only) |
| 8 - VCC | Main supply input | 12 V nominal (9–12.5 V range); powers internal circuitry and gate drivers |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent regulation | Enables simultaneous 1.818 V and 1.515 V rails without cross-coupling - essential for mixed-voltage motherboard domains |
| VIN bypass mode | Regulator 2 enters direct pass-through (VIN − VDS(on)) when SHDN2 > 4.1 V - used for 3.3 V AGP card presence detection |
| Undervoltage short-circuit protection | Activates hiccup mode if VOUT drops below 75% for >250 µs - prevents thermal runaway during faults |
| Sense-line feedback architecture | Compensates for IR drop across PCB traces - maintains ±2.5% regulation at point-of-load |
| TTL-compatible shutdown inputs | Eliminates need for level-shifters; internal pull-ups simplify interface with motherboard logic signals |
Applications
| Desktop Motherboard Power Management | AGP Graphics Card Detection |
|---|---|
Use Scenario: Regulating dual voltage rails (1.818 V I/O, 1.515 V GTL+) on ATX or BTX form-factor motherboards with high transient current demands. IC Role / Device Role / Timing Role: Dual linear controller providing gate drive, sense-based feedback, and hiccup-mode fault protection for external N-MOSFETs. Use Value: Maintains ±2.5% output accuracy across 5 mA–1.3 A loads and 0–80°C ambient, ensuring signal integrity for high-speed bus interfaces. | Use Scenario: Detecting presence and type of AGP graphics cards by monitoring regulator 2's response to SHDN2 voltage levels. IC Role / Device Role / Timing Role: Regulator 2 configured in VIN bypass mode (SHDN2 > 4.1 V) to pass through 3.3 V from AGP slot for card identification. Use Value: Enables automatic system configuration without mechanical switches or additional sensors - reduces BOM count and board space. |
| Memory Termination Supply | GTL+ Bus Voltage Regulation |
Use Scenario: Providing stable 1.818 V termination voltage for DDR SDRAM and other parallel memory interfaces on server/workstation boards. IC Role / Device Role / Timing Role: Linear regulator 1 delivering tightly regulated, low-noise voltage with remote sense compensation for memory VTT rail. Use Value: Minimizes termination voltage drift under load transients, reducing timing jitter and improving memory subsystem reliability. | Use Scenario: Generating precise 1.515 V supply for Intel GTL+ signaling on Pentium II/III-era chipsets and northbridges. IC Role / Device Role / Timing Role: Regulator 2 functioning as dedicated GTL+ voltage source with fast hiccup-mode response to bus shorts. Use Value: Guarantees compliant GTL+ logic thresholds (VTT = 1.5 V ±3%) across temperature and load, preventing data corruption. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual linear controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MC33567D-1 | Identical electrical specs and pinout; same 1.818 V / 1.515 V output configuration and SO-8 package | No functional difference - D-1 is the base ordering designation; D-002 reflects same variant with possible tape-and-reel packaging distinction | Select MC33567D-1 for standard rail packaging; verify reel quantity (2500) vs. D-002's documented availability |
| ISL6522CRZ | Single 5-bit programmable VOUT (0.9–2.5 V), no VIN bypass mode, different pinout and UVLO (5.5 V) | Used in later-generation VRMs with digital control; lacks AGP detection capability and dual-fixed-voltage simplicity | Choose only if programmability and lower quiescent current (<1 mA) outweigh loss of fixed dual-rail precision and bypass functionality |
Compared with MC33567D-1, the MC33567D-002 offers identical regulation performance but may differ in packaging format; versus ISL6522CRZ, it provides deterministic dual-fixed outputs and hardware-based AGP detection - critical for legacy motherboard designs where software-configurable VRMs are unsupported.
Availability
MC33567D-002 is available at Aetrix Electronics and suitable for desktop motherboard power management, AGP graphics card detection, and memory termination supply applications requiring stable component supply and long-term industrial lifecycle support.
Supply support for MC33567D-002 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
ON Semiconductor (now onsemi) is a global semiconductor manufacturer specializing in power management, analog, and sensor solutions for automotive, industrial, and computing markets.
The MC33567 series belongs to ON Semiconductor's legacy power management IC portfolio, engineered specifically for high-current linear regulation in PC motherboard applications requiring dual-rail precision, fault resilience, and AGP interoperability.
FAQ
What output voltages does the MC33567D-002 provide?
The MC33567D-002 provides fixed output voltages of 1.818 V on regulator 1 (for I/O and memory termination) and 1.515 V on regulator 2 (for GTL+ and AGP planes), as defined in the MC33567−1 variant specification. These values are trimmed at production and maintain ±2.5% regulation across 5 mA to 1.3 A load current and 0–80°C ambient temperature. The MC33567D-002 does not support adjustable outputs without external resistor networks.
Does the MC33567D-002 support AGP card detection?
Yes, the MC33567D-002 supports AGP card detection via regulator 2's VIN bypass mode. When SHDN2 voltage exceeds 4.1 V, regulator 2 disables its control loop and fully enhances the external N-MOSFET, passing through the 3.3 V AGP slot voltage minus VDS(on). This feature is exclusive to the MC33567−1 variant and is confirmed in the datasheet's Figure 3 and Table 1 logic table for MC33567D-002.
What is the purpose of the SENSE pins on the MC33567D-002?
The SENSE1 and SENSE2 pins on the MC33567D-002 enable remote load-point voltage sensing to compensate for IR drop across PCB traces. They connect directly to the load side of the external MOSFETs and feed back to the error amplifiers. If left unconnected, the MC33567D-002 enters hiccup mode - confirming that sense-line feedback is mandatory for normal operation and tight regulation (±2.5%) at the actual load.
What protection features does the MC33567D-002 include?
The MC33567D-002 integrates undervoltage lockout (UVLO) triggering at 8.5 V (±0.5 V), short-circuit/undervoltage detection at 75% of nominal VOUT, and automatic hiccup-mode response (0.97 ms ON / 47.7 ms OFF). It also provides thermal protection via junction temperature limits (−5°C to 125°C) and ESD robustness (2000 V HBM). These protections activate independently per regulator and require no external components.
Can the MC33567D-002 drive high-side N-channel MOSFETs?
Yes, the MC33567D-002 is explicitly designed to drive external high-side N-channel MOSFETs using its DRV1 and DRV2 outputs, which deliver up to 10.5 V gate drive voltage and 20 mA peak source/sink current. The datasheet confirms characterization with MTD3055VL N-channel devices and specifies RDS(on) calculation guidance for proper FET selection. Bootstrap or charge-pump circuitry is not required due to integrated gate drive capability.
MC33567D-002 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- *
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Bulk
- Product Status:
- Active
- Type:
- Positive Fixed
- Number of Outputs:
- 2
- Current - Supply:
- 6.3mA
- Voltage - Input:
- 9V ~ 12.5V
- Operating Temperature:
- 0°C ~ 80°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
MC33567D-002 FAQ
1.How can I place an order for MC33567D-002 through Aetrix?
Please submit a Request for Quotation (RFQ) for MC33567D-002 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MC33567D-002 reliable?
The price and inventory of MC33567D-002 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC33567D-002 is usually 5 days.
3.What payment methods are accepted for MC33567D-002?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC33567D-002 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MC33567D-002?
MC33567D-002 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MC33567D-002 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MC33567D-002?
For technical support, including MC33567D-002 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC33567D-002 requirements.
6.How does Aetrix verify that MC33567D-002 is sourced from the original manufacturer or authorized distributors?
All MC33567D-002 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC33567D-002 meets industry standards.
7.What is the process for return or replacement of MC33567D-002?
All MC33567D-002 units undergo pre-shipment inspection (PSI). If there is an issue with MC33567D-002, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MC33567D-002 part is unused and in its original packaging.
Return procedure for MC33567D-002:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MC33567D-002 Tags

-
LT1575CS8#PBF
Analog Devices Inc.

-
RT9008GE
Richtek USA Inc.

-
S-816A40AMC-BAPT2U
ABLIC Inc.

-
MIC5159YM6-TR
Microchip Technology

-
MIC5156YM
Microchip Technology

-
MIC5156-3.3YM
Microchip Technology

-
MIC5158YM-TR
Microchip Technology

-
MAX8564AEUB+
Analog Devices Inc./Maxim Integrated

-
LT1573CS8#PBF
Analog Devices Inc.

-
UC2834DW
Texas Instruments

-
RT9194GE
Richtek USA Inc.

-
S-816A33AMC-BAIT2U
ABLIC Inc.
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

