onsemi MC33567D-1R2G
- Part No.:
- MC33567D-1R2G
- Manufacturer:
- onsemi
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
MC33567D-1R2G.pdf
- Description:
- IC LNR REG CTRLR 2OUT 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,923
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MC33567D-1R2G from onsemi is a dual linear power supply controller IC designed to drive two external N-channel MOSFETs for independent regulation of high-current motherboard supply planes. It delivers 1.818 V (Output 1) and 1.515 V (Output 2), supports undervoltage short-circuit hiccup-mode protection, features TTL-compatible shutdown inputs, and operates with 12 V VCC supply. It is used in AGP/GTL+ and I/O/memory termination power delivery on PC motherboards.
For engineers reviewing the MC33567D-1R2G datasheet, pinout, applications, or equivalent options, key selection considerations include dual-output voltage accuracy (±2.5% regulation), gate drive capability (20 mA typical source, 7 mA sink), SO-8 package thermal resistance (159°C/W), hiccup-mode fault response timing (325 µs detection, 0.97 ms ON time), and bypass-mode support on Output 2 for 3.3 V AGP card detection.
Technical Context
The MC33567D-1R2G implements two independent linear regulator control loops, each using external N-channel MOSFETs as pass elements. Each loop includes dedicated SENSE pins for remote load voltage feedback, internal error amplifiers, and PWM-like hiccup-mode protection triggered when output drops below 75% of nominal for >250 µs.
Its shutdown architecture uses TTL-level SHDN1/SHDN2 inputs (1.13 V typical threshold, 130 mV hysteresis) to enable/disable each regulator independently. Output 2 supports Vin-bypass mode (activated at SHDN2 >4.1 V), where the FET is fully enhanced to pass input voltage minus VDS(on), enabling AGP card type detection.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage 1 | 1.818 V ±2.5% - Regulates I/O plane and memory termination supply with tight load regulation. |
| Output Voltage 2 | 1.515 V ±2.5% - Supplies GTL+ and AGP planes; supports bypass mode for 3.3 V card detection. |
| VCC Supply Range | 9.0–12.5 V - Powers internal circuitry and gate drivers; UVLO activates below 7.0 V (8.5 V typical). |
| Gate Drive Capability | 10.5 V max output, 20 mA source / 7 mA sink - Drives MTD3055VL or similar N-channel MOSFETs directly. |
| Short-Circuit Response | Hiccup mode: 325 µs detection delay, 0.97 ms ON time, 47.7 ms OFF time - Limits average fault current and enables self-recovery. |
| Thermal Resistance | RθJA = 159°C/W - Requires careful PCB copper area planning for >1 A loads without derating above 60°C ambient. |
| Shutdown Threshold | 1.13 V typical, 130 mV hysteresis - Ensures noise-immune enable/disable control with standard logic signals. |
Pinout & Package
MC33567D-1R2G is housed in an SO-8 (D suffix, Case 751-07) surface-mount package with 1.27 mm pitch, 4.9 mm × 3.9 mm body, and exposed pad not present. Thermal resistance is 159°C/W junction-to-ambient on minimum pad board.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - DRV1 | Gate drive output 1 | Drives gate of first external N-MOSFET; clamped to GND in shutdown mode. |
| 2 - SENSE1 | Feedback sense input 1 | Connects directly to load to compensate for trace IR drop; required for stable regulation. |
| 3 - SHDN1 | Shutdown control 1 | TTL-compatible input (internal 3.3 V pull-up); <0.8 V disables Output 1, >1.3 V enables it. |
| 4 - GND | Analog/digital ground | Common reference for all internal circuits and sense inputs; must be low-impedance. |
| 5 - SHDN2 | Shutdown control 2 | Same logic as SHDN1; >4.1 V activates bypass mode on Output 2 only (MC33567-1 variant). |
| 6 - SENSE2 | Feedback sense input 2 | Independent sense path for Output 2; mandatory connection for regulation stability. |
| 7 - DRV2 | Gate drive output 2 | Drives second N-MOSFET; saturates in bypass mode (MC33567-1 only) for AGP detection. |
| 8 - VCC | Main supply input | 12 V nominal input powering internal bias, logic, and gate drivers; UVLO protects below 7.0 V. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent regulation | Enables simultaneous 1.818 V and 1.515 V supplies with separate enable and sense paths - eliminates cross-regulation in multi-rail motherboard designs. |
| Remote sense feedback | SENSE1/SENSE2 inputs allow regulation accuracy at point-of-load - critical for maintaining <±2.5% tolerance under 1.3 A load current and PCB trace losses. |
| Hiccup-mode short-circuit protection | Automatically cycles ON/OFF (0.97 ms / 47.7 ms) during overcurrent - prevents thermal runaway while allowing system-level fault recovery without manual reset. |
| AGP card detection bypass | SHDN2 >4.1 V forces Output 2 into Vin-pass mode - enables hardware-based 3.3 V AGP card identification without additional logic or sensors. |
| Pb-free SO-8 packaging | G-suffix indicates RoHS-compliant lead finish - meets IPC/JEDEC J-STD-020 moisture sensitivity level 3 and reflow profile requirements. |
Applications
| AGP/GTL+ Power Delivery | I/O Plane Regulation |
|---|---|
Use Scenario: Delivering stable 1.515 V to AGP graphics slots and GTL+ bus interfaces on x86 motherboards. IC Role / Device Role / Timing Role: Dual linear controller providing precise voltage regulation and real-time short-circuit detection via dedicated SENSE2 and hiccup-mode response. Use Value: Maintains signal integrity and timing margins for high-speed GTL+ buses by holding output within ±2.5% across 5 mA–1.3 A load range and temperature (0–80°C). | Use Scenario: Generating 1.818 V for motherboard I/O buffers and memory termination networks. IC Role / Device Role / Timing Role: Linear controller regulating Output 1 with remote sensing to compensate for PCB voltage drop between VRM and socket. Use Value: Ensures consistent logic thresholds and reduced bit-error rates in DDR memory subsystems by stabilizing VTT/VREF rails under dynamic load transients. |
| AGP Card Type Detection | Memory Termination Supply |
Use Scenario: Detecting presence and voltage class of AGP add-in cards (1.5 V vs. 3.3 V) during system boot. IC Role / Device Role / Timing Role: Using SHDN2-controlled bypass mode on Output 2 to pass 3.3 V directly to AGP slot when enabled. Use Value: Enables automatic BIOS configuration of AGP interface timing and voltage without external switches or firmware polling. | Use Scenario: Providing matched 1.818 V termination for DDR SDRAM data lines on desktop and server motherboards. IC Role / Device Role / Timing Role: Dual-controller IC delivering tightly regulated, low-noise DC supply referenced to SENSE1 for point-of-load accuracy. Use Value: Reduces signal reflection and improves eye diagram margin by maintaining termination voltage within ±15 mV of target across temperature and load. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual linear controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MC33567D-1R2 | Identical electrical specs and pinout; Pb-containing lead finish (no G-suffix). | Same use cases; not suitable for RoHS-compliant production. | Select MC33567D-1R2G for new designs requiring lead-free compliance; MC33567D-1R2 only for legacy repair or non-RoHS environments. |
| NCP5363DR2G | Single-chip dual-phase synchronous buck controller (not linear); supports up to 25 A per phase; requires external MOSFET drivers and inductors. | Used in high-efficiency CPU VRMs; lacks linear simplicity, bypass mode, and AGP detection logic. | Choose NCP5363DR2G for >5 A loads or efficiency-critical applications; retain MC33567D-1R2G for low-noise, low-EMI, and AGP-detection–enabled motherboard rails. |
Compared with MC33567D-1R2 (Pb version), MC33567D-1R2G offers identical performance with RoHS compliance; compared with NCP5363DR2G, it trades higher efficiency for lower noise, simpler layout, and integrated AGP detection - making it optimal for legacy motherboard I/O and AGP power where linear regulation suffices.
Availability
MC33567D-1R2G is available at Aetrix Electronics and suitable for motherboard power delivery, AGP card detection systems, and dual-rail memory termination applications requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for MC33567D-1R2G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient innovation for automotive, industrial, cloud, and IoT applications, with leadership in power management, analog, and sensor technologies.
The MC33567 series belongs to onsemi's legacy power management portfolio, specifically engineered for high-current linear regulation in PC motherboard applications - emphasizing precision voltage control, fault resilience, and hardware-based peripheral detection like AGP card classification.
FAQ
What is the primary function of the MC33567D-1R2G in motherboard designs?
The MC33567D-1R2G serves as a dual linear controller that regulates two independent supply rails - 1.818 V for I/O planes and 1.515 V for AGP/GTL+ interfaces - using external N-channel MOSFETs. It provides remote sensing, hiccup-mode short-circuit protection, and SHDN-controlled bypass functionality essential for reliable motherboard power delivery and AGP card detection. Its design ensures stable operation across 0–80°C ambient and load currents up to 1.3 A per rail.
Does the MC33567D-1R2G support RoHS-compliant manufacturing?
Yes, the "G" suffix in MC33567D-1R2G explicitly denotes a Pb-free lead finish compliant with RoHS Directive 2011/65/EU. The device uses matte tin plating over copper leadframe and meets IPC/JEDEC J-STD-020 moisture sensitivity level 3. This makes MC33567D-1R2G suitable for lead-free reflow assembly processes and environmentally regulated production environments.
How does the hiccup-mode protection work in the MC33567D-1R2G?
When either output drops below 75% of its nominal voltage for longer than 250 µs - indicating overload or short-circuit - the MC33567D-1R2G enters hiccup mode: it disables the affected gate driver for 47.7 ms (typical OFF time), then re-enables it for 0.97 ms (typical ON time). This cycle repeats until the fault clears. This behavior limits average power dissipation and allows automatic recovery without system reset, preserving reliability in high-current motherboard rails.
Can the MC33567D-1R2G regulate voltages other than 1.818 V and 1.515 V?
No - the MC33567D-1R2G is factory-trimmed for fixed outputs of 1.818 V (Output 1) and 1.515 V (Output 2), as confirmed in the ordering table and DC characteristics section. While the datasheet mentions adjustable scaling via external resistive networks, this method is not validated for MC33567D-1R2G and risks compromising regulation accuracy, stability, and short-circuit response. For variable outputs, onsemi recommends alternative controllers like the NCP102x family.
What external components are required for stable operation of the MC33567D-1R2G?
Each output channel requires one external N-channel MOSFET (e.g., MTD3055VL), four 100 µF electrolytic output capacitors (C1–C4), and dedicated SENSE traces routed directly to the load. Input decoupling (12 V rail) and proper PCB layout - including short DRV/SENSE traces, separation from noisy return paths, and adequate copper pour for thermal dissipation - are mandatory. The datasheet specifies 100 µF/30 mΩ ESR capacitors for stability with the MTD3055VL.
MC33567D-1R2G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- Positive Fixed
- Number of Outputs:
- 2
- Current - Supply:
- 6.3mA
- Voltage - Input:
- 9V ~ 12.5V
- Operating Temperature:
- 0°C ~ 80°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
MC33567D-1R2G FAQ
1.How can I place an order for MC33567D-1R2G through Aetrix?
Please submit a Request for Quotation (RFQ) for MC33567D-1R2G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MC33567D-1R2G reliable?
The price and inventory of MC33567D-1R2G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC33567D-1R2G is usually 5 days.
3.What payment methods are accepted for MC33567D-1R2G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC33567D-1R2G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MC33567D-1R2G?
MC33567D-1R2G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MC33567D-1R2G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MC33567D-1R2G?
For technical support, including MC33567D-1R2G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC33567D-1R2G requirements.
6.How does Aetrix verify that MC33567D-1R2G is sourced from the original manufacturer or authorized distributors?
All MC33567D-1R2G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC33567D-1R2G meets industry standards.
7.What is the process for return or replacement of MC33567D-1R2G?
All MC33567D-1R2G units undergo pre-shipment inspection (PSI). If there is an issue with MC33567D-1R2G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MC33567D-1R2G part is unused and in its original packaging.
Return procedure for MC33567D-1R2G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MC33567D-1R2G Tags

-
LT1575CS8#PBF
Analog Devices Inc.

-
RT9008GE
Richtek USA Inc.

-
S-816A40AMC-BAPT2U
ABLIC Inc.

-
MIC5159YM6-TR
Microchip Technology

-
MIC5156YM
Microchip Technology

-
MIC5156-3.3YM
Microchip Technology

-
MIC5158YM-TR
Microchip Technology

-
MAX8564AEUB+
Analog Devices Inc./Maxim Integrated

-
LT1573CS8#PBF
Analog Devices Inc.

-
UC2834DW
Texas Instruments

-
RT9194GE
Richtek USA Inc.

-
S-816A33AMC-BAIT2U
ABLIC Inc.
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
