NXP Semiconductors MC34713EPR2
- Part No.:
- MC34713EPR2
- Manufacturer:
- NXP Semiconductors
- Category:
- Special Purpose Regulators
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
MC34713EPR2.pdf
- Description:
- IC REG CONV DDR 1OUT 24QFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,921
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MC34713EPR2 from NXP Semiconductors (formerly Freescale) is a fully integrated 5.0 A synchronous buck DC-DC regulator with integrated 50 mΩ N-channel MOSFETs, voltage tracking capability, and 1.0 MHz default switching frequency. It delivers ±1% output voltage accuracy from 0.7 V to 3.6 V across 3.0–6.0 V input, enabling precise point-of-load power for FPGA core rails.
For engineers reviewing the MC34713EPR2 datasheet, MC34713EPR2 pinout, MC34713EPR2 application, or MC34713EPR2 equivalent, key selection criteria include its thermal shutdown threshold (170°C), programmable soft start (0.4–3.2 ms), over-current limit (6.5 A), and 24-pin exposed-pad QFN package optimized for high-current PoL efficiency and sequencing.
Technical Context
The MC34713EPR2 implements a voltage-mode synchronous buck topology with monolithic integration of high-side and low-side power MOSFETs, eliminating external gate drivers and reducing layout complexity. Its internal bias regulator supplies stable 2.5 V (±0.15 V) to analog/digital circuitry, while the error amplifier features 150 dB DC gain and 3.0 MHz unity-gain bandwidth for tight transient response.
Tracking functionality is implemented via the VREFIN pin, allowing the output to follow an external reference in multiple configurations-enabling coordinated power-up/down sequencing with companion regulators. Protection logic includes cycle-by-cycle over-current limiting, 10 ms fault timer, and 100 ms retry timeout after short-circuit or thermal shutdown events.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | 5.0 A continuous - supports high-current FPGA/DSP core rails without external current boosting |
| Switching Frequency | 1.0 MHz default (200 kHz–1.0 MHz programmable) - enables compact 1 µH inductors and reduces EMI filtering burden |
| Output Voltage Accuracy | ±1% (0.7–3.6 V range) - ensures compliance with tight-core-voltage tolerances of modern processors |
| Input Voltage Range | 3.0 V to 6.0 V - compatible with 3.3 V and 5 V intermediate bus architectures |
| MOSFET RDS(ON) | 50 mΩ high-side / 50 mΩ low-side - minimizes conduction loss at full load, supporting >90% efficiency at 5 A |
| Thermal Shutdown Threshold | 170°C with 25°C hysteresis - provides robust thermal margin before disabling output to protect IC and PCB |
| Power Good Delay | 10 ms reset delay - ensures stable regulation before asserting PG signal to host MCU or FPGA |
Pinout & Package
Housed in a thermally enhanced, Pb-free 24-pin QFN with exposed thermal pad (EP suffix), the MC34713EPR2 uses a 4×4 mm body with 0.5 mm pitch. The exposed pad must be soldered to a dedicated GND plane for optimal thermal performance (RθJB = 22°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND (Pins 1, 25) | Analog & thermal ground | Pins 1 (signal GND) and 25 (exposed thermal pad) must both connect to system analog ground plane for noise immunity and heat dissipation |
| PVIN (Pins 18–20) | Main power input | High-current path for buck converter input (3.0–6.0 V); requires low-ESR bulk capacitance near pins |
| SW (Pins 15–17) | Switching node | Connects directly to output inductor; high di/dt node requiring minimized loop area and solid ground return |
| VOUT (Pin 11) | Output discharge path | Drain of internal discharge FET - actively sinks output during shutdown to prevent hold-up voltage |
| VREFIN (Pin 7) | Tracking reference input | Accepts 0–1.35 V external reference to enable output voltage sequencing with master rail |
| PG (Pin 4) | Power-good status | Active-low open-drain output; requires external pull-up to VIN or another supply for host monitoring |
| SD (Pin 6) | Shutdown control | Active-low enable; internal 1.5 MΩ pull-up allows operation when left floating or tied to VIN |
| COMP (Pin 9) | Loop compensation | Interface for Type III network - enables stability optimization across load/line transients and temperature |
Key Features
| Feature | Design Value |
|---|---|
| Voltage tracking | Enables synchronized ramp-up/down with external reference (e.g., DDR VTT or I/O rail), critical for multi-rail SoC power sequencing |
| Programmable soft start | Adjustable duration (0.4–3.2 ms) via ILIM pin voltage - prevents inrush current and output overshoot during startup |
| Integrated discharge FET | Internal 50 Ω discharge path on VOUT pin - eliminates need for external bleed resistor and accelerates output collapse during shutdown |
| Over-current protection | Cycle-by-cycle current limiting at 6.5 A, plus hard short-circuit cutoff at 8.5 A - protects MOSFETs and inductor under fault conditions |
| Thermal monitoring | Dedicated die-temperature sensor with 170°C trip and 25°C hysteresis - avoids thermal runaway while permitting safe transient overload |
Applications
| FPGA Core Power | ASIC Point-of-Load Supply |
|---|---|
Use Scenario: Powers 0.85–1.2 V core rail of Xilinx Kintex or Intel Arria FPGA with dynamic current demand up to 5 A. IC Role / Device Role / Timing Role: Primary synchronous buck regulator delivering tightly regulated core voltage with fast transient response and sequencing coordination. Use Value: ±1% output accuracy and 1.0 MHz switching ensure stable operation under rapid load steps; VREFIN tracking enables synchronized power-up with auxiliary rails. | Use Scenario: Supplies 1.0 V core voltage to automotive-grade ASICs in ADAS domain controllers requiring AEC-Q100 stress screening. IC Role / Device Role / Timing Role: Single-chip PoL regulator with integrated MOSFETs and thermal shutdown - replaces discrete controller + external FET solution. Use Value: 50 mΩ RDS(ON) and 24-pin QFN package reduce board area by >40% vs. controller+FET combo; -40°C to 85°C rating meets industrial temp requirements. |
| DSP Processor Rail | Multi-Rail Sequencing System |
Use Scenario: Delivers 1.2 V @ 4.5 A to TI C6000 DSPs in real-time signal processing modules with strict ripple and noise limits. IC Role / Device Role / Timing Role: High-efficiency buck regulator with low-noise error amplifier (3 mV offset) and 7 V/µs slew rate for clean analog subsystem power. Use Value: 150 dB error amplifier gain and Type III compensation support <1% output deviation during 3 A/µs load transients - maintains ADC reference stability. | Use Scenario: One of three MC34713EPR2 devices in a triple-rail system powering CPU, memory, and I/O banks with controlled ramp timing. IC Role / Device Role / Timing Role: Tracking-enabled PoL regulator configured to follow master reference (e.g., VDDIO) with adjustable delay via RC on ILIM/FREQ pins. Use Value: VREFIN-based tracking eliminates need for external sequencer IC; soft-start programmability allows independent timing control per rail without additional components. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MP2315DJ-LF-Z | 4.5 A max output, 500 kHz–2.5 MHz programmable frequency, no VREFIN tracking pin | Lacks voltage tracking; suitable for single-rail standalone PoL but not multi-rail sequencing | Select when tracking is unnecessary and higher switching frequency (up to 2.5 MHz) is preferred for ultra-small magnetics |
| TPS54560BQDDARQ1 | 5.5 A output, wide 3.5–60 V input, external MOSFETs required, no integrated discharge FET | Designed for high-input industrial systems; lacks integrated power stage and tracking - adds BOM cost and layout complexity | Choose for 12 V/24 V intermediate bus designs where input exceeds 6 V and thermal management permits discrete FETs |
Compared with MP2315DJ-LF-Z and TPS54560BQDDARQ1, the MC34713EPR2 uniquely combines 5 A capability, VREFIN tracking, integrated discharge FET, and 24-pin QFN in a 3–6 V input range - making it the only option that satisfies FPGA core sequencing, space-constrained layouts, and rapid shutdown discharge in a single device.
Availability
MC34713EPR2 is available at Aetrix Electronics and suitable for FPGA core power, ASIC point-of-load supply, DSP processor rail, and multi-rail sequencing systems requiring stable component supply and long-term production continuity.
Supply support for MC34713EPR2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in power management and mixed-signal IC design.
The MC34713EPR2 belongs to NXP's SMARTMOS high-integration power regulator family, engineered specifically for space-constrained, high-current point-of-load applications in computing and communications infrastructure where reliability, thermal performance, and sequencing control are critical.
FAQ
What is the maximum continuous output current supported by the MC34713EPR2?
The MC34713EPR2 supports 5.0 A continuous output current under thermal limits (TJ ≤ 150°C). This rating assumes proper PCB layout with the exposed thermal pad soldered to a 4-layer board with thermal vias, achieving RθJMA = 43°C/W. At ambient 85°C, derating applies per the 2.9 W maximum power dissipation specification.
How does the MC34713EPR2 implement voltage tracking, and what is the valid input range for VREFIN?
The MC34713EPR2 implements voltage tracking via the VREFIN pin, which serves as the error amplifier reference during startup until the output reaches 0.7 V, then defaults to the internal 0.7 V bandgap. VREFIN accepts 0–1.35 V, enabling direct tracking of DDR VTT, I/O rails, or other low-voltage references. Tracking configuration is set by external feedback resistor ratios and requires no firmware or configuration registers.
What protection features are built into the MC34713EPR2, and how do they respond to faults?
The MC34713EPR2 integrates over-current limit (6.5 A), short-circuit cutoff (8.5 A), output over-voltage (±1.5–8% thresholds), under-voltage detection, and thermal shutdown (170°C). On over-current, it enters cycle-by-cycle limiting for 10 ms; if unresolved, it disables output and retries after 100 ms. Short-circuit triggers immediate shutdown and 100 ms retry. Thermal shutdown holds off output until die cools by 25°C hysteresis.
Can the MC34713EPR2 operate without an external compensation network, and what type is recommended?
No, the MC34713EPR2 requires an external Type III compensation network connected to the COMP pin for loop stability. This network typically includes two capacitors and two resistors configured to provide sufficient phase margin across line, load, and temperature variations. Omitting or misconfiguring this network causes oscillation or poor transient response - the datasheet provides design equations and example values for common output capacitor types.
What is the purpose of the VOUT pin on the MC34713EPR2, and how does it differ from the main output connection?
The VOUT pin on the MC34713EPR2 is not the main power output - it is the drain terminal of the internal discharge FET. During normal operation, it is inactive. When the SD pin is asserted (low), this FET turns on to rapidly discharge the output capacitor, preventing hold-up voltage and enabling precise power-down sequencing. The main regulated output is delivered from the SW node through the inductor to the output capacitor bank.
MC34713EPR2 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Applications:
- Converter, DDR
- Voltage - Input:
- 3V ~ 6V
- Number of Outputs:
- 1
- Voltage - Output:
- 0.7V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-QFN-EP (4x4)
MC34713EPR2 FAQ
1.How can I place an order for MC34713EPR2 through Aetrix?
Please submit a Request for Quotation (RFQ) for MC34713EPR2 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MC34713EPR2 reliable?
The price and inventory of MC34713EPR2 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC34713EPR2 is usually 5 days.
3.What payment methods are accepted for MC34713EPR2?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC34713EPR2 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MC34713EPR2?
MC34713EPR2 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MC34713EPR2 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MC34713EPR2?
For technical support, including MC34713EPR2 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC34713EPR2 requirements.
6.How does Aetrix verify that MC34713EPR2 is sourced from the original manufacturer or authorized distributors?
All MC34713EPR2 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC34713EPR2 meets industry standards.
7.What is the process for return or replacement of MC34713EPR2?
All MC34713EPR2 units undergo pre-shipment inspection (PSI). If there is an issue with MC34713EPR2, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MC34713EPR2 part is unused and in its original packaging.
Return procedure for MC34713EPR2:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MC34713EPR2 Tags

-
TPS51206DSQR
Texas Instruments

-
TPS51200DRCR
Texas Instruments

-
TPS51200DRCT
Texas Instruments

-
TPS62740DSSR
Texas Instruments

-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi

-
RT9026GSP
Richtek USA Inc.

-
LP2998MRX/NOPB
Texas Instruments

-
TPS51200QDRCRQ1
Texas Instruments

-
DPA423GN-TL
Power Integrations

-
LM10011SD/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

