Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Special Purpose Regulators

NXP Semiconductors MC34717EP

Name: MC34717EP
Brand: NXP Semiconductors
SKU: MC34717EP
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: MC34717EP

Manufacturer:: NXP Semiconductors

Category:: Special Purpose Regulators

Package:: 26-VFQFN Exposed Pad

Datasheet:: MC34717EP.pdf

Description:: IC REG CONV DDR 2OUT 26QFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,832

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

MC34717EP from Freescale Semiconductor is a dual-channel synchronous buck switching regulator IC with integrated 50 mΩ N-channel MOSFETs, delivering up to 5.0 A per channel at 1.0 MHz switching frequency, ±1% output voltage accuracy (0.7–3.6 V), and voltage-tracking capability on Channel 2 - used in point-of-load power delivery for FPGA, ASIC, and microprocessor core supplies.

For engineers reviewing the MC34717EP datasheet, MC34717EP pinout, MC34717EP application, or MC34717EP equivalent, key selection considerations include dual-channel current capability, programmable soft start via ILIM pins, external reference tracking on VREFIN, thermal shutdown at 170 °C, and QFN-26 exposed-pad package compatibility with high-density PCB layouts.

Technical Context

The MC34717EP implements two independent voltage-mode synchronous buck regulators with integrated high- and low-side MOSFETs, each featuring dedicated error amplifiers (0.7 V internal reference for Channel 1, trackable reference for Channel 2), type III compensation inputs (COMP1/COMP2), and bootstrap gate drive (BOOT1/BOOT2). Its oscillator supports 200 kHz–1.0 MHz operation via FREQ pin resistor divider.

Protection architecture includes per-channel over-current limit (6.5 A typ), short-circuit detection with 10 ms timer, output over/under-voltage monitoring (±1.5–8.0%), thermal shutdown (170 °C, 25 °C hysteresis), and active-low open-drain PG signal with 10 ms reset delay. Power sequencing is enabled via SD control and internal discharge MOSFETs (M8/M9) for controlled VOUT1/VOUT2 ramp-down.

Key Specifications

Parameter	Value and Actual Design Meaning
Output Current (per channel)	5.0 A continuous - supports high-current digital loads without external MOSFETs
Switching Frequency	200 kHz to 1.0 MHz - adjustable via FREQ pin; 1.0 MHz default enables compact magnetics
Output Voltage Accuracy	±1% - ensures stable core rail regulation under load/line variation for sensitive logic
Input Voltage Range	3.0 V to 6.0 V - compatible with 3.3 V and 5.0 V intermediate bus architectures
MOSFET R_DS(on)	50 mΩ (high- and low-side) - minimizes conduction loss and improves full-load efficiency
Thermal Shutdown Threshold	170 °C - protects against sustained overload or poor heatsinking in enclosed systems
Soft Start Control	Voltage-programmable via ILIM1/ILIM2 (1.25–VDDI) - enables precise ramp timing (0.4–3.2 ms)

Pinout & Package

MC34717EP is housed in a thermally enhanced, Pb-free 26-pin QFN package with exposed thermal pad (pin 27), optimized for high-power density and efficient heat transfer to PCB ground plane.

Pin/Terminal	Circuit Role	Design Meaning
BOOT1, BOOT2	Bootstrap capacitor input	Provides gate drive voltage boost for high-side N-MOSFETs; requires external capacitor to SWx
PVIN1, PVIN2	Power input voltage	Drain connection for respective high-side MOSFETs; accepts 2.5–6.0 V input per channel
SW1, SW2	Switching node	Connects to inductor; carries high di/dt PWM waveform; critical for layout EMI control
PGND1, PGND2	Power ground	Source connection for low-side MOSFETs; must be low-inductance path to minimize shoot-through risk
VOUT1, VOUT2	Output voltage discharge path	Internal discharge MOSFET (M8/M9) connection; enables fast rail collapse during shutdown
INV1, INV2	Error amplifier inverting input	Feedback node for output voltage regulation; Channel 2 tracks VREFIN until it reaches 0.7 V
COMP1, COMP2	Compensation network input	Accepts type III network for loop stability across wide load/transient conditions
VREFIN	Tracking reference input	External voltage source (0–1.35 V) that Channel 2 output follows during startup/sequencing
FREQ	Frequency adjustment input	Resistor divider to GND/VDDI sets switching frequency; GND = 1.0 MHz nominal
ILIM1, ILIM2	Soft start adjustment input	Analog voltage (1.25–VDDI) determines soft-start duration (0.4–3.2 ms)
SD	Shutdown input	Active-low control; internal 1.5 MΩ pull-up enables default enable without external bias
PG	Power good output	Open-drain status signal; asserts low after 10 ms when both outputs are within regulation

Key Features

Feature	Design Value
Dual synchronous buck topology with integrated 50 mΩ MOSFETs	Eliminates 4 external power switches and associated gate drivers; reduces BOM count and layout area
Channel 2 voltage tracking via VREFIN	Enables precise power sequencing for DDR memory rails (e.g., VDDQ tracking VTT) without external circuitry
Programmable soft start (0.4–3.2 ms) per channel	Prevents inrush current damage to downstream capacitors and avoids system brownout during power-up
Per-channel over-current protection with retry timeout	10 ms fault latch + 80–120 ms auto-retry prevents lockup during transient overloads (e.g., CPU burst)
Thermally enhanced 26-pin QFN with exposed pad	R_θJA = 32 °C/W (4-layer board); supports >5 A/channel continuous operation with standard PCB copper
Active-low open-drain PG with 10 ms delay	Provides reliable power-good assertion only after output stabilization - prevents premature system release from reset

Applications

FPGA Core & I/O Power	ASIC SoC Dual-Rail Supply
Use Scenario: Powering Xilinx Artix-7 FPGA with separate 1.0 V core and 3.3 V I/O rails requiring tight sequencing and fast transient response. IC Role / Device Role / Timing Role: MC34717EP acts as dual PoL regulator - Channel 1 delivers 1.0 V/5 A core supply; Channel 2 tracks VREFIN (set to 0.9 V) to generate 3.3 V I/O rail with controlled ramp alignment. Use Value: Integrated tracking eliminates external op-amps and resistors; ±1% accuracy maintains FPGA timing margins; 1.0 MHz switching shrinks output filter size by >50% vs. 500 kHz solutions.	Use Scenario: Supplying ARM-based SoC with independent 1.2 V processor core and 1.8 V memory interface, where voltage sequencing prevents latch-up. IC Role / Device Role / Timing Role: MC34717EP serves as primary power controller - Channel 1 regulates 1.2 V core; Channel 2 uses VREFIN to track core rail during startup, then transitions to fixed 1.8 V via feedback divider. Use Value: Single-chip dual regulation reduces PCB footprint by 40% vs. discrete controllers; thermal shutdown (170 °C) safeguards against SoC thermal runaway events.
Industrial PLC CPU Module	Automotive ADAS Domain Controller
Use Scenario: Providing stable 3.3 V and 5.0 V rails for ARM Cortex-M7 MCU and CAN transceivers in harsh industrial environments (-40 °C to 85 °C). IC Role / Device Role / Timing Role: MC34717EP operates as ruggedized dual buck converter - both channels deliver 5.0 A with ±1% regulation; PG signal synchronizes MCU boot sequence with rail readiness. Use Value: 50 mΩ MOSFETs sustain >92% efficiency at full load; overvoltage/undervoltage detection (±1.5%) prevents MCU corruption during line transients.	Use Scenario: Powering NVIDIA Orin SoC in autonomous driving ECU, requiring strict 0.85 V core and 1.1 V GPU rails with sub-10 µs transient response. IC Role / Device Role / Timing Role: MC34717EP functions as secondary PoL stage - Channel 1 supplies 0.85 V core; Channel 2 tracks VREFIN derived from core rail to generate 1.1 V GPU supply with <100 ns skew. Use Value: 1.0 MHz switching enables <1 µH inductors; soft-start programmability (via ILIM pins) meets ISO 16750-2 cold-crank voltage profile requirements.

FPGA Core & I/O Power

ASIC SoC Dual-Rail Supply

Use Scenario: Powering Xilinx Artix-7 FPGA with separate 1.0 V core and 3.3 V I/O rails requiring tight sequencing and fast transient response.

IC Role / Device Role / Timing Role: MC34717EP acts as dual PoL regulator - Channel 1 delivers 1.0 V/5 A core supply; Channel 2 tracks VREFIN (set to 0.9 V) to generate 3.3 V I/O rail with controlled ramp alignment.

Use Value: Integrated tracking eliminates external op-amps and resistors; ±1% accuracy maintains FPGA timing margins; 1.0 MHz switching shrinks output filter size by >50% vs. 500 kHz solutions.

Use Scenario: Supplying ARM-based SoC with independent 1.2 V processor core and 1.8 V memory interface, where voltage sequencing prevents latch-up.

IC Role / Device Role / Timing Role: MC34717EP serves as primary power controller - Channel 1 regulates 1.2 V core; Channel 2 uses VREFIN to track core rail during startup, then transitions to fixed 1.8 V via feedback divider.

Use Value: Single-chip dual regulation reduces PCB footprint by 40% vs. discrete controllers; thermal shutdown (170 °C) safeguards against SoC thermal runaway events.

Industrial PLC CPU Module

Automotive ADAS Domain Controller

Use Scenario: Providing stable 3.3 V and 5.0 V rails for ARM Cortex-M7 MCU and CAN transceivers in harsh industrial environments (-40 °C to 85 °C).

IC Role / Device Role / Timing Role: MC34717EP operates as ruggedized dual buck converter - both channels deliver 5.0 A with ±1% regulation; PG signal synchronizes MCU boot sequence with rail readiness.

Use Value: 50 mΩ MOSFETs sustain >92% efficiency at full load; overvoltage/undervoltage detection (±1.5%) prevents MCU corruption during line transients.

Use Scenario: Powering NVIDIA Orin SoC in autonomous driving ECU, requiring strict 0.85 V core and 1.1 V GPU rails with sub-10 µs transient response.

IC Role / Device Role / Timing Role: MC34717EP functions as secondary PoL stage - Channel 1 supplies 0.85 V core; Channel 2 tracks VREFIN derived from core rail to generate 1.1 V GPU supply with <100 ns skew.

Use Value: 1.0 MHz switching enables <1 µH inductors; soft-start programmability (via ILIM pins) meets ISO 16750-2 cold-crank voltage profile requirements.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual-output buck regulator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
MP8765GQ-Z	Single-channel 5 A buck; no integrated tracking; 2.5–6 V input; 0.6–5.5 V output; 300 kHz–2.2 MHz freq	Requires external tracking circuitry for dual-rail sequencing; lacks per-channel soft start	Choose when only one high-current rail is needed and board space allows discrete tracking design
TPS546B24A	Dual-channel 12 A/12 A; PMBus interface; 4.5–18 V input; 0.5–3.3 V output; 200 kHz–1.5 MHz freq	Supports digital telemetry and dynamic voltage scaling; higher cost and complexity than MC34717EP	Choose when remote monitoring, margining, or adaptive voltage scaling are required in server/AI applications

Compared with MP8765GQ-Z and TPS546B24A, the MC34717EP provides unique analog voltage tracking and dual 5 A capability in a cost-optimized QFN-26 package - making it optimal for fixed-function embedded systems where digital control adds unnecessary overhead.

Availability

MC34717EP is available at Aetrix Electronics and suitable for FPGA power delivery, ASIC SoC dual-rail supplies, industrial PLC modules, automotive ADAS ECUs, and high-density embedded computing platforms requiring stable component supply across long production lifecycles.

Supply support for MC34717EP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Freescale Semiconductor (now part of NXP Semiconductors) is a global leader in embedded processing and analog power solutions, specializing in high-reliability ICs for automotive, industrial, and computing markets.

The MC34717EP belongs to Freescale's SMARTMOS family of integrated power management ICs, designed specifically for space-constrained, high-efficiency point-of-load applications in digital systems requiring dual regulated rails with sequencing and protection.

FAQ

What is the maximum continuous output current per channel for the MC34717EP?

The MC34717EP delivers up to 5.0 A of continuous output current per channel, provided junction temperature remains ≤150 °C. This rating assumes proper PCB thermal design - including connection of the exposed thermal pad (pin 27) to a multi-layer ground plane - and operation within the specified ambient range (-40 °C to 85 °C). The device integrates 50 mΩ N-channel MOSFETs to sustain this current with minimal conduction loss.

How does the MC34717EP implement voltage tracking on Channel 2?

The MC34717EP implements voltage tracking on Channel 2 using the VREFIN pin: the Channel 2 error amplifier references the voltage applied to VREFIN (0–1.35 V) during startup, enabling precise tracking of an external rail. Once VREFIN reaches 0.7 V, the amplifier defaults to its internal 0.7 V reference. This behavior allows flexible configurations - such as DDR memory VDDQ tracking VTT - without external op-amps or resistive dividers, all managed internally by the MC34717EP.

What is the purpose of the ILIM1 and ILIM2 pins on the MC34717EP?

The ILIM1 and ILIM2 pins on the MC34717EP provide analog voltage control of soft-start duration for each channel independently. Applying a voltage between 1.25 V and VDDI (2.5 V typical) selects one of four preset soft-start times: 0.4 ms (2.14–2.5 V), 0.8 ms (1.82–2.13 V), 1.6 ms (1.5–1.81 V), or 3.2 ms (1.25–1.49 V). This feature enables precise inrush current limiting and coordinated power-up sequencing in multi-rail systems using the MC34717EP.

Does the MC34717EP support programmable switching frequency, and how is it configured?

Yes, the MC34717EP supports programmable switching frequency from 200 kHz to 1.0 MHz via the FREQ pin. A resistor divider between VDDI and GND sets the frequency - connecting FREQ directly to GND configures the default 1.0 MHz operation. The oscillator tolerance is ±10%, and frequency selection directly impacts external component sizing: higher frequencies allow smaller inductors and capacitors, reducing solution footprint while increasing switching losses slightly.

What thermal protection features does the MC34717EP include?

The MC34717EP includes thermal shutdown protection triggered at 170 °C junction temperature, with 25 °C hysteresis to prevent oscillation near the threshold. When activated, the device disables both buck converters and engages internal discharge MOSFETs (M8/M9) to rapidly collapse VOUT1 and VOUT2. Recovery requires removal of the thermal fault and a restart via the SD pin or power cycle. This protection is fully integrated and requires no external components - a core safety feature of the MC34717EP design.

MC34717EP Specifications

Product attributes: Attribute value

Manufacturer:: NXP Semiconductors

Series:: -

Package/Case:: 26-VFQFN Exposed Pad

Packaging:: Tray

Product Status:: Obsolete

Applications:: Converter, DDR

Voltage - Input:: 3V ~ 6V

Number of Outputs:: 2

Voltage - Output:: 0.7V ~ 3.6V

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 26-QFN (5x5)

MC34717EP FAQ

1.How can I place an order for MC34717EP through Aetrix?

Please submit a Request for Quotation (RFQ) for MC34717EP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for MC34717EP reliable?

The price and inventory of MC34717EP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC34717EP is usually 5 days.

3.What payment methods are accepted for MC34717EP?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC34717EP transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for MC34717EP?

MC34717EP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your MC34717EP order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for MC34717EP?

For technical support, including MC34717EP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC34717EP requirements.

6.How does Aetrix verify that MC34717EP is sourced from the original manufacturer or authorized distributors?

All MC34717EP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC34717EP meets industry standards.

7.What is the process for return or replacement of MC34717EP?

All MC34717EP units undergo pre-shipment inspection (PSI). If there is an issue with MC34717EP, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The MC34717EP part is unused and in its original packaging.

Return procedure for MC34717EP:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…