My Inquiry
My Account
NXP Semiconductors MC34937APEKR2
- Part No.:
- MC34937APEKR2
- Manufacturer:
- NXP Semiconductors
- Category:
- Motor Drivers, Controllers
- Package:
- 54-SSOP (0.295", 7.50mm Width) Exposed Pad
- Datasheet:
-
MC34937APEKR2.pdf
- Description:
- IC MOTOR DRIVER 6V-58V 54SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:3,025
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MC34937APEKR2 from NXP Semiconductors is a three-phase FET pre-driver IC for brushless DC and PMSM motor control, integrating six independent gate drivers (three high-side and three low-side), an SPI-configurable deadtime engine (50 ns to 12 µs), integrated current-sensing amplifier, and charge pump supporting operation down to 6.0 V supply. It delivers 1.0 A to 2.5 A peak gate drive current and operates across -40 °C to +125 °C in 54-pin SOICW-EP packaging.
For engineers reviewing the MC34937APEKR2 datasheet, MC34937APEKR2 pinout, MC34937APEKR2 application, or MC34937APEKR2 equivalent, this page provides verified technical context, validated pin functions, confirmed motor-control-specific features, real-world application mappings, and two rigorously cross-checked alternative pre-drivers with documented functional differences.
Technical Context
The MC34937APEKR2 implements a synchronous three-phase gate driver architecture with independent high-side and low-side control per phase, using external bootstrap capacitors for high-side biasing. Its integrated charge pump sustains gate drive at VSUP as low as 6.0 V, while internal desaturation, overcurrent, and phase-fault detection circuits feed into a programmable fault-handling logic block.
SPI interface enables full configuration of deadtime, overcurrent thresholds (OC_TH), thermal warning masks, and diagnostic registers. All six gate outputs feature matched propagation delays (±20 ns) and built-in shoot-through prevention via hardware-enforced deadtime, with 3.3 V/5.0 V logic-compatible inputs and 5.0 V tolerant outputs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Range | 6.0 V to 58 V VPWR/VSUP - supports 12 V–48 V BLDC/PMSM systems with transient survival up to 80 V per ISO7637. |
| Gate Drive Current | 1.0 A to 2.5 A peak sourcing/sinking - sufficient to drive high-Qg MOSFETs at 20 kHz PWM without external buffers. |
| Programmable Deadtime | 50 ns to 12 µs via SPI - eliminates shoot-through risk across wide FET switching speed ranges and temperature drift. |
| Current Sense Amp | ±800 mV input range, ±15 mV offset, 1 µs settle time - enables accurate shunt-based phase current measurement with external 1 kΩ RS resistor. |
| Thermal Protection | 150 °C thermal warning threshold with 10 °C hysteresis - triggers interrupt without shutdown, allowing graceful firmware response. |
| Logic Compatibility | 3.3 V and 5.0 V MCU interface - accepts both logic levels on EN1/EN2/Px_HS/Px_LS/SI/SCLK/CS/RST pins without level shifters. |
| Package | 54-pin SOICW-EP (exposed pad) - provides low thermal resistance (RθJC = 3.0 °C/W) for high-power motor drive applications. |
Pinout & Package
MC34937APEKR2 uses a 54-pin SOICW-EP (wide-body SOIC with exposed thermal pad), with pin 55 being the exposed pad (EP), recommended to be connected to VSS (pin 29) and system ground. The package supports JEDEC J-STD-020C Pb-free reflow profiles.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PA_HS_G / PB_HS_G / PC_HS_G | High-side gate drive output | Drives gate of external high-side N-channel MOSFETs; each capable of 1.0–2.5 A sink/source with <35 ns transition time. |
| PA_LS_G / PB_LS_G / PC_LS_G | Low-side gate drive output | Drives gate of external low-side N-channel MOSFETs; matched timing to high-side outputs with ±20 ns delay match. |
| PA_BOOT / PB_BOOT / PC_BOOT | Bootstrap capacitor input | Accepts external bootstrap capacitor (e.g., 1 µF MLCC) to generate floating high-side gate voltage above VSUP. |
| AMP_P / AMP_N / AMP_OUT | Current sense amplifier interface | Differential inputs accept shunt voltage; output provides amplified, filtered current signal referenced to VSS. |
| CS / SI / SCLK / SO / RST / INT | SPI and control interface | Full-duplex SPI (3 MHz max) with chip select, reset, and interrupt - enables real-time diagnostics and dynamic parameter updates. |
| EN1 / EN2 | Enable logic inputs | AND-gated enable pair - both must be high to activate any gate output; supports safety interlock wiring. |
| VDD / VLS / VPWR / VSUP / VPUMP | Power domain supplies | VDD (5 V regulator), VLS (15 V linear regulator for gate drives), VPWR (main power), VSUP (bus voltage sense), VPUMP (charge pump supply). |
Key Features
| Feature | Design Value |
|---|---|
| Charge pump with trickle hold | Maintains high-side gate voltage >10 V even at VSUP = 6 V, enabling reliable operation in low-voltage battery systems like e-bikes. |
| Integrated desaturation detection | 1.4 V threshold with 7.1 µs blanking window - detects IGBT/MOSFET short-circuit before destructive energy buildup. |
| Hardware deadtime enforcement | Programmable 50 ns–12 µs minimum off-time between complementary high/low-side commands - prevents shoot-through without MCU timing overhead. |
| Phase comparator outputs | PHASEA/B/C digital outputs indicate zero-crossing events - enables sensorless BLDC commutation without external comparators. |
| Overcurrent protection with filtering | 0.9–3.5 µs digital filter on OC_OUT - rejects noise spikes while responding to genuine overloads within one PWM cycle. |
Applications
| Electric Power Tools | E-Bike Motor Controllers |
|---|---|
Use Scenario: Cordless drill/driver requiring high-torque startup and variable-speed control under load. IC Role / Device Role / Timing Role: Pre-driver managing six external MOSFETs in three-phase inverter bridge; synchronizes gate timing via SPI-configured deadtime and monitors phase currents for torque regulation. Use Value: Enables 100% duty-cycle capability and fast (<35 ns) gate transitions, delivering responsive acceleration and efficient battery utilization across 18–40 V Li-ion packs. | Use Scenario: Mid-drive e-bike controller interfacing with pedal-assist sensor and torque sensor. IC Role / Device Role / Timing Role: Three-phase gate driver with integrated current sensing and desaturation protection - replaces discrete op-amps, comparators, and logic gates in compact PCB layout. Use Value: Charge pump support down to 6 V allows safe operation during deep battery discharge; thermal warning interrupt enables adaptive derating before overheating. |
| Hospital Bed Actuators | CPAP Blower Motors |
Use Scenario: Precision-positioning linear actuator with smooth, quiet, and fail-safe motion control. IC Role / Device Role / Timing Role: Pre-driver executing sinusoidal (FOC) or trapezoidal commutation; uses SPI to adjust deadtime dynamically based on motor speed and load. Use Value: Matched gate delays (±20 ns) and low-offset current sensing ensure balanced phase currents, minimizing audible noise and mechanical vibration. | Use Scenario: Constant-pressure blower in medical CPAP device requiring ultra-low acoustic noise and high reliability. IC Role / Device Role / Timing Role: Gate driver with integrated overcurrent and phase-fault detection - triggers immediate shutdown on winding short or bearing seizure. Use Value: Hardware-level fault response (<3.5 µs OC filter + 100 ns comparator delay) ensures motor stops before thermal damage occurs, meeting IEC 60601 safety requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar three-phase FET pre-driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MP6532GQ-Z | Lacks integrated current-sense amplifier and SPI configuration; fixed 500 ns deadtime; no desaturation detection. | Suitable only for simpler trapezoidal BLDC control where external current sensing and diagnostics are acceptable. | Select MP6532GQ-Z when cost sensitivity outweighs need for diagnostics, configurability, and sensorless commutation support. |
| DRV8305PAPR | Includes integrated buck regulator (3.3 V), but no phase comparator outputs; deadtime programmable only via external resistors (not SPI); lower max VSUP (45 V vs. 58 V). | Better suited for space-constrained designs needing integrated LDO, but not for high-bus-voltage industrial fans or e-bikes above 45 V. | Select DRV8305PAPR when board area is critical and bus voltage stays ≤45 V; avoid if sensorless commutation or >45 V operation is required. |
Compared with MP6532GQ-Z and DRV8305PAPR, MC34937APEKR2 uniquely combines SPI-configurable deadtime, integrated phase comparators, desaturation detection, and 58 V bus tolerance - making it the only option among the three qualified for high-reliability, diagnostic-rich, and wide-input-voltage motor control in medical and mobility applications.
Availability
MC34937APEKR2 is available at Aetrix Electronics and suitable for electric power tools, e-bike controllers, hospital bed actuators, and CPAP blower motors requiring stable component supply, long-term lifecycle support, and automotive-grade reliability.
Supply support for MC34937APEKR2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with core expertise in high-reliability analog and mixed-signal ICs.
The MC34937APEKR2 belongs to NXP's SMARTMOS motor control pre-driver family, engineered specifically for robust, diagnostic-capable three-phase inverter control in safety-critical portable and medical equipment.
FAQ
What is the maximum bus voltage supported by the MC34937APEKR2?
The MC34937APEKR2 supports a normal operating supply voltage (VSUP and VPWR) up to 58 V, with transient survival capability up to 80 V per ISO7637. This makes MC34937APEKR2 suitable for 48 V battery systems in e-bikes and power tools, and compatible with industrial 48 V DC bus architectures. Operation beyond 58 V in steady state is not permitted.
Does the MC34937APEKR2 require external bootstrap diodes?
No, the MC34937APEKR2 integrates internal bootstrap diodes - external diodes are not required. The charge pump (PUMP/VPUMP pins) and internal diode structure allow direct connection of bootstrap capacitors (e.g., 1 µF MLCC) to PA_BOOT, PB_BOOT, and PC_BOOT. External diodes like MUR120 are only needed if higher efficiency or reverse-current blocking is required in custom charge-pump topologies.
How does the MC34937APEKR2 handle shoot-through prevention?
The MC34937APEKR2 prevents shoot-through through hardware-enforced deadtime: when a high-side and low-side command are issued simultaneously, the internal logic inserts a programmable minimum off-time (50 ns to 12 µs) between turn-off of one FET and turn-on of its complement. This deadtime is configurable via SPI and remains active regardless of MCU timing jitter or software latency - ensuring robust protection even under fault conditions.
Can the MC34937APEKR2 operate with a 3.3 V microcontroller without level shifters?
Yes, the MC34937APEKR2 accepts 3.3 V logic levels directly on all digital inputs (EN1, EN2, Px_HS, Px_LS, SI, SCLK, CS, RST). Its input thresholds are defined relative to VSUP (0.3–0.65 × VSUP), and it tolerates 0–7.0 V input voltage range. No level-shifting circuitry is needed when interfacing with 3.3 V MCUs, simplifying design and reducing BOM count.
What is the function of the PHASEA, PHASEB, and PHASEC pins on the MC34937APEKR2?
The PHASEA, PHASEB, and PHASEC pins are open-drain (totem-pole) digital outputs that indicate zero-crossing events of back-EMF in each motor phase. Each goes low when the respective high-side source voltage (e.g., PA_HS_S) drops below 50% of VSUP. These signals enable sensorless BLDC commutation without external comparators - a key differentiator of MC34937APEKR2 versus basic gate drivers.
MC34937APEKR2 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 54-SSOP (0.295", 7.50mm Width) Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Motor Type - Stepper:
- -
- Motor Type - AC, DC:
- Brushless DC (BLDC)
- Function:
- Controller - Commutation, Direction Management
- Output Configuration:
- Pre-Driver - Half Bridge (3)
- Interface:
- SPI
- Technology:
- Power MOSFET
- Step Resolution:
- -
- Applications:
- General Purpose
- Current - Output:
- -
- Voltage - Supply:
- 6V ~ 58V
- Voltage - Load:
- -
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 54-SOIC-EP
MC34937APEKR2 FAQ
1.How can I place an order for MC34937APEKR2 through Aetrix?
Please submit a Request for Quotation (RFQ) for MC34937APEKR2 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MC34937APEKR2 reliable?
The price and inventory of MC34937APEKR2 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC34937APEKR2 is usually 5 days.
3.What payment methods are accepted for MC34937APEKR2?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC34937APEKR2 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MC34937APEKR2?
MC34937APEKR2 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MC34937APEKR2 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MC34937APEKR2?
For technical support, including MC34937APEKR2 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC34937APEKR2 requirements.
6.How does Aetrix verify that MC34937APEKR2 is sourced from the original manufacturer or authorized distributors?
All MC34937APEKR2 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC34937APEKR2 meets industry standards.
7.What is the process for return or replacement of MC34937APEKR2?
All MC34937APEKR2 units undergo pre-shipment inspection (PSI). If there is an issue with MC34937APEKR2, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MC34937APEKR2 part is unused and in its original packaging.
Return procedure for MC34937APEKR2:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MC34937APEKR2 Tags
-
DRV2603RUNR
Texas Instruments
-
DRV8837CDSGR
Texas Instruments
-
DRV8837DSGR
Texas Instruments
-
DRV8838DSGR
Texas Instruments
-
DRV8839DSSR
Texas Instruments
-
EMC2301-1-ACZL-TR
Microchip Technology
-
DRV8231ADSGR
Texas Instruments
-
EMC2302-2-AIZL-TR
Microchip Technology
-
DRV8800PWPR
Texas Instruments
-
DRV8835DSSR
Texas Instruments
-
EMC2303-1-KP-TR
Microchip Technology
-
DRV8876PWPR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
