My Inquiry
My Account
NXP Semiconductors MC68336GCFT20
.jpg)
- Part No.:
- MC68336GCFT20
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 160-BQFP
- Datasheet:
-
MC68336GCFT20.pdf
- Description:
- IC MCU 32BIT ROMLESS 160QFP
- Quantity:
- Payment:
- Shipping:
Inventory:4,613
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MC68336GCFT20 from NXP (formerly Motorola) is a 16-bit CISC microcontroller with integrated Time Processing Unit (TPU), 20.97 MHz CPU clock, 160-pin QFP package, and industrial temperature range (–40 to +85 °C). It serves as a real-time control engine in embedded motion systems, supporting deterministic I/O timing via TPU channels and external bus interfacing for memory-mapped peripherals.
For engineers reviewing the MC68336GCFT20 datasheet, MC68336GCFT20 pinout, MC68336GCFT20 application, or MC68336GCFT20 equivalent, key selection criteria include TPU channel count (16-channel), external bus width (16-bit data/24-bit address), analog input capability (60-channel ADC with VDDA/VSSA isolation), and CAN interface absence (distinguishing it from MC68376).
Technical Context
The MC68336GCFT20 implements a full Harvard-style internal bus architecture with separate instruction and data paths to the on-chip RAM and ROM. Its TPU operates independently of the CPU core, executing microcode-driven timing sequences for PWM generation, quadrature decoding, and pulse-width measurement with sub-microsecond resolution.
CPU execution uses a 16-bit data bus and 24-bit address bus supporting up to 16 MB of external memory space, with programmable chip select logic (CS0–CS10), burst-mode read/write control, and asynchronous peripheral handshake signals (DS, AS, R/W, DSACK).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | 16-bit M68K-compatible CISC core with 20.97 MHz maximum clock frequency and 1.2 MIPS/MHz performance. |
| TPU Channels | 16 independent time-processing channels with dedicated microcode RAM, enabling concurrent PWM, capture, compare, and encoder functions without CPU intervention. |
| External Bus Interface | 16-bit data bus / 24-bit address bus with 11 programmable chip selects, asynchronous timing control, and burst read/write support for external SRAM, Flash, or peripherals. |
| Analog Inputs | 60-channel multiplexed ADC with dedicated analog power rails (VDDA/VSSA), reference inputs (VRH/VRL), and 10-bit resolution for sensor signal acquisition. |
| Package & Temp | 160-pin LQFP (864A-03), 27.9 × 27.9 mm body, 0.65 mm pitch; rated for –40 °C to +85 °C industrial operation. |
| Interrupt System | 8-level priority vectored interrupt controller with 8 external IRQ pins (PF0–PF7), CPU exception vectors, and TPU-triggered interrupts. |
Pinout & Package
MC68336GCFT20 is housed in a 160-pin Low-Profile Quad Flat Package (LQFP) per case 864A-03, with 0.65 mm lead pitch, 27.9 mm × 27.9 mm body size, and exposed thermal pad (not electrically connected). Pin 1 and Pin 160 are No Connect (NC) for revision D and later, ensuring compatibility with MC68376 layout.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PE0–PE7 | External Bus Size Control | Encode data bus width (8/16-bit) and memory access type during address strobe; used with AS/DS for timing alignment. |
| PC0–PC7 | Address/Chip Select Multiplex | Provide upper address bits (ADDR19–ADDR22) and 10 chip select outputs (CS0–CS10) for memory/peripheral partitioning. |
| DATA0–DATA15 | 16-bit Bidirectional Data Bus | Carry instructions and operands between CPU and external memory/peripherals; support byte/word transfers with R/W control. |
| ADDR0–ADDR18 | Lower Address Bus | Deliver low-order address bits for external memory mapping; ADDR0–ADDR18 enables 512 KB direct addressing without bank switching. |
| TPUCH0–TPUCH15 | TPU Channel I/O Terminals | Dedicated digital I/O pins assigned to individual TPU channels for PWM output, edge capture, or timer compare events. |
| AN0–AN59 | Analog Input Multiplexer Inputs | 60-channel analog input nodes routed to internal ADC; grouped into PQB/PQA/PQB banks with shared reference and sampling control. |
Key Features
| Feature | Design Value |
|---|---|
| On-chip TPU microcode RAM | 2 KB dedicated RAM for user-defined TPU microcode, enabling custom timing sequences without CPU polling or ISR overhead. |
| Independent TPU clock domain | TPU runs from separate clock source (e.g., crystal-derived or prescaled system clock), decoupling timing precision from CPU load or sleep states. |
| Hardware-based bus arbitration | Integrated BG/BR/BGACK signals support multi-master bus sharing with external DMA controllers or co-processors without software coordination. |
| Isolated analog power domain | Dedicated VDDA/VSSA pins with internal filtering reduce digital noise coupling into ADC measurements, improving effective resolution by ≥1 LSB. |
| Vectored interrupt controller | 8-priority-level hardware vector table with automatic PC/SP save/restore reduces worst-case interrupt latency to ≤3 CPU cycles. |
Applications
| Industrial Motor Control | Automotive Body Controller |
|---|---|
|
Use Scenario: Closed-loop servo drive managing brushless DC motor commutation, current sensing, and position feedback via Hall sensors or encoders. IC Role / Device Role / Timing Role: Real-time TPU executes precise PWM dead-time insertion, quadrature decode, and current-sampling synchronization while CPU handles PID loop calculation. Use Value: Deterministic sub-1 µs timing resolution eliminates jitter in gate-drive signals, reducing torque ripple and EMI emissions in motor phase currents. |
Use Scenario: Central body control module managing door locks, window lifts, mirror adjustment, and interior lighting with load diagnostics. IC Role / Device Role / Timing Role: MCU coordinates timed actuator sequencing, monitors resistive loads via ADC, and logs fault events using on-chip nonvolatile registers. Use Value: Integrated 60-channel ADC and programmable CS lines enable direct connection to diverse sensors and discrete drivers without external mux or level-shifting ICs. |
| Programmable Logic Controller (PLC) | Medical Infusion Pump |
|
Use Scenario: DIN-rail mounted PLC I/O module handling discrete input scanning, relay output control, and serial HMI communication. IC Role / Device Role / Timing Role: External bus interface connects to parallel I/O expanders and RS-485 transceivers; TPU manages high-speed input debouncing and pulse counting. Use Value: 11 configurable chip selects simplify expansion card design, while TPU offloads 1 kHz input scan timing from main firmware loop. |
Use Scenario: Battery-powered infusion pump requiring precise flow-rate control, occlusion detection, and safety-critical alarm response. IC Role / Device Role / Timing Role: TPU generates calibrated PWM for stepper motor microstepping; ADC monitors pressure transducer and battery voltage with isolated analog rails. Use Value: VDDA/VSSA separation ensures ±0.5% ADC accuracy under dynamic load conditions, meeting IEC 60601-1 analog signal integrity requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MC68336ACFT20 | Same core, TPU, and package; differs only in temperature grade (–40 to +85 °C vs. MC68336GCFT20's industrial grade at same range) and mask set revision (A vs. G). | No functional difference; both support identical TPU microcode and bus timing; G-mask includes minor silicon errata fixes over A-mask. | Select MC68336GCFT20 for new designs requiring documented errata mitigation and long-term supply continuity aligned with G-mask production. |
| MC68376BGCFT20 | Adds dual CAN 2.0B controllers (CANRX0/CANTX0), extra TPU channels, and enhanced interrupt prioritization; otherwise shares same pinout, bus interface, and ADC subsystem. | Enables distributed vehicle networks and redundant control paths; requires CAN transceiver and termination not needed for MC68336GCFT20 standalone control. | Choose MC68376BGCFT20 when CAN communication is required; retain MC68336GCFT20 for cost-sensitive, CAN-free deterministic control where TPU and ADC features suffice. |
Compared with MC68336ACFT20, MC68336GCFT20 offers updated mask-set reliability and identical functionality; compared with MC68376BGCFT20, it omits CAN but reduces BOM cost and simplifies layout by eliminating transceiver components and differential routing constraints.
Availability
MC68336GCFT20 is available at Aetrix Electronics and suitable for industrial motor control, automotive body electronics, and medical infusion pump designs requiring stable component supply, long-lifecycle support, and deterministic real-time timing capabilities.
Supply support for MC68336GCFT20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors (originally Motorola Semiconductor) is a global leader in secure connectivity solutions for automotive, industrial, and IoT applications, with deep heritage in microcontroller architecture and real-time embedded systems.
The MC68336GCFT20 belongs to the M68300 family of integrated microcontrollers designed specifically for deterministic real-time control in harsh environments, emphasizing TPU-based peripheral autonomy and robust external bus interfacing.
FAQ
What is the maximum operating frequency of the MC68336GCFT20?
The MC68336GCFT20 operates at a maximum CPU clock frequency of 20.97 MHz, delivering approximately 25 MIPS performance. This frequency is derived from an external crystal oscillator (XTAL/EXTAL) and supports stable operation across its full industrial temperature range (–40 °C to +85 °C). The MC68336GCFT20 does not support internal PLL multiplication; clock scaling is achieved via external oscillator selection or prescaler configuration in the system integration module.
Does the MC68336GCFT20 include a CAN interface?
No, the MC68336GCFT20 does not include a CAN controller or physical layer interface. CAN functionality is exclusive to the MC68376 variant (e.g., MC68376BGCFT20), which adds dual CAN 2.0B modules. The MC68336GCFT20 pinout lacks CANRX0 and CANTX0 signals, and its documentation makes no reference to CAN protocol support, register sets, or related interrupt vectors.
How many analog input channels does the MC68336GCFT20 support?
The MC68336GCFT20 supports 60 analog input channels mapped across three banks: AN0–AN51 (PQB0–PQB7), AN48–AN59 (PQA0–PQA7), and AN52–AN59 (MA0–ETRIG2). These are multiplexed into a single 10-bit successive-approximation ADC with dedicated analog power supplies (VDDA/VSSA) and reference inputs (VRH/VRL) to ensure noise-immune signal acquisition.
What package type and dimensions does the MC68336GCFT20 use?
The MC68336GCFT20 uses a 160-pin Low-Profile Quad Flat Package (LQFP) conforming to case number 864A-03, with 27.9 mm × 27.9 mm body size, 0.65 mm lead pitch, and 31.2 mm × 31.2 mm overall footprint including leads. Pins 1 and 160 are No Connect (NC) in revision D and later mask sets, ensuring mechanical and layout compatibility with the MC68376.
Is the MC68336GCFT20 pin-compatible with the MC68376?
Yes, the MC68336GCFT20 is pin-compatible with the MC68376 in the 160-pin QFP package, as confirmed by Motorola's User's Manual Rev. 15 Oct 2000. Both share identical pin assignments except for CANRX0 and CANTX0 on the MC68376, which are NC on the MC68336GCFT20. Pin 1 and Pin 160 are NC on both for revision D+ devices, enabling shared PCB layouts with optional CAN implementation.
MC68336GCFT20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 160-BQFP
- Series:
- M683xx
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- CPU32
- Core Size:
- 32-Bit Single-Core
- Speed:
- 20MHz
- Connectivity:
- CANbus, EBI/EMI, SCI, SPI
- Peripherals:
- POR, PWM, WDT
- Number of I/O:
- 18
- Program Memory Size:
- -
- Program Memory Type:
- ROMless
- EEPROM Size:
- -
- RAM Size:
- 7.5K x 8
- Voltage - Supply (Vcc/Vdd):
- 4.75V ~ 5.25V
- Data Converters:
- A/D 16x10b
- Oscillator Type:
- External
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
MC68336GCFT20 FAQ
1.How can I place an order for MC68336GCFT20 through Aetrix?
Please submit a Request for Quotation (RFQ) for MC68336GCFT20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MC68336GCFT20 reliable?
The price and inventory of MC68336GCFT20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC68336GCFT20 is usually 5 days.
3.What payment methods are accepted for MC68336GCFT20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC68336GCFT20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MC68336GCFT20?
MC68336GCFT20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MC68336GCFT20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MC68336GCFT20?
For technical support, including MC68336GCFT20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC68336GCFT20 requirements.
6.How does Aetrix verify that MC68336GCFT20 is sourced from the original manufacturer or authorized distributors?
All MC68336GCFT20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC68336GCFT20 meets industry standards.
7.What is the process for return or replacement of MC68336GCFT20?
All MC68336GCFT20 units undergo pre-shipment inspection (PSI). If there is an issue with MC68336GCFT20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MC68336GCFT20 part is unused and in its original packaging.
Return procedure for MC68336GCFT20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MC68336GCFT20 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
