NXP Semiconductors MC68340CAG16E-NXP
- Part No.:
- MC68340CAG16E-NXP
- Manufacturer:
- NXP Semiconductors
- Category:
- Microprocessors
- Package:
- -
- Datasheet:
-
MC68340CAG16E-NXP.pdf
- Description:
- MICROPROCESSOR, 32 BIT, MC68000
- Quantity:
- Payment:

- Shipping:

Inventory:276
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MC68340CAG16E from NXP (originally Motorola/Freescale) is a 32-bit integrated processor with CPU32 core, dual-channel DMA, two USARTs, and system integration module - all on a single die. It delivers 6,742 Dhrystones/sec @ 16.78 MHz, supports 32-bit addressing with 16-bit external data bus, and targets embedded control systems requiring high-speed memory transfers and low-power operation.
For engineers reviewing the MC68340CAG16E datasheet, MC68340CAG16E pinout, MC68340CAG16E application, or MC68340CAG16E equivalent, this page provides verified technical context, validated pin functions, confirmed timing and power specs, real-world use cases in CD-I and industrial controllers, and two functionally comparable alternatives with documented differences.
Technical Context
The MC68340CAG16E integrates a CPU32 core derived from the MC68020 architecture, offering full object-code compatibility with MC68000/MC68010 while adding 32-bit instructions and embedded control extensions. Its intermodule bus (IMB) synchronously connects CPU32, DMA, USARTs, timers, and SIM40 - eliminating external glue logic and enabling concurrent arbitration and data transfer.
It features a programmable clock synthesizer supporting 16.78 MHz operation via internal PLL or external oscillator, and includes IEEE 1149.1 (JTAG) boundary scan for testability. The SIM40 subsystem handles chip selects, wait-state generation, interrupt vectoring, power-on reset, and discrete I/O - all configurable via memory-mapped registers accessible to CPU32 and DMA.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | CPU32 - M68020-derived 32-bit CISC core with full MC68000 object-code compatibility and embedded control instructions. |
| Max Clock Frequency | 16.78 MHz - defines maximum sustained instruction throughput and peripheral timing margins. |
| DMA Throughput | 33.3 MB/s (single-address mode) - enables high-bandwidth data movement between memory and peripherals without CPU intervention. |
| External Bus Interface | 32-bit address / 16-bit data - supports cost-optimized 16-bit memory systems while retaining full 4 GB linear addressing. |
| USART Channels | 2 × full-duplex UART/USART - each compatible with MC68681/MC2681, supporting independent baud rates up to 9.8 Mbps (1× mode). |
| Timer Resolution | 125 ns - achieved with 16.78 MHz system clock (÷2 prescaler), enabling precise event capture and pulse-width measurement. |
| Supply Voltage | 5.0 V ±5% - required for standard-voltage operation; distinguishes MC68340CAG16E from 3.3 V MC68340V variants. |
| Operating Temperature | 0°C to +70°C - commercial-grade rating suitable for industrial control panels and consumer electronics enclosures. |
Pinout & Package
MC68340CAG16E is housed in a 144-pin Ceramic Quad Flat Pack (CQFP) with gull-wing leads and 0.65 mm pitch - optimized for thermal stability and reliability in extended-temperature embedded applications.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A23–A0 | Address Bus Outputs | 24-bit multiplexed address lines (A23–A0); full 32-bit addressing enabled via port expansion and SIM40 configuration. |
| D15–D0 | Data Bus Bidirectional Lines | 16-bit data path supporting 8-/16-bit transfers; dynamic sizing allows mixed-width memory/peripheral interfacing. |
| RESET | Active-Low Reset Input | Asynchronous hardware reset that initializes CPU32, DMA, and all peripherals; asserted by SIM40 power-on circuitry. |
| CLKOUT | System Clock Output | Buffered copy of internal system clock (÷2) for synchronizing external logic or peripherals. |
| XTAL / EXTAL | Crystal Oscillator Inputs | Supports 32.768 kHz watch crystal or external oscillator; feeds SIM40 clock synthesizer for frequency synthesis. |
| IRQ1–IRQ7 | Interrupt Request Inputs | Seven priority-level inputs mapped to M68000-compatible vector table; configurable as edge- or level-sensitive. |
| CS0–CS3 | Programmable Chip Select Outputs | Four independent chip selects with base address/mask registers; support up to 4 GB block size and write protection. |
| TIN1 / TIN2 | Timer External Input Pins | Accept external event signals for input capture, period measurement, or pulse-width analysis with 125 ns resolution. |
| TOUT1 / TOUT2 | Timer Output Pins | Drive external hardware on timer match; support square-wave generation, single-shot pulses, and event-triggered outputs. |
| RxDA / TxDA | Channel A Serial I/O | Full-duplex asynchronous/synchronous serial interface with RTS/CTS modem control and 4-byte RX/2-byte TX FIFOs. |
| RxDB / TxDB | Channel B Serial I/O | Independent second USART channel with identical functionality and separate baud rate generator. |
| DREQ1 / DACK1 / DONE1 | DMA Channel 1 Control | Request, acknowledge, and completion handshake signals for autonomous DMA transfers without CPU polling. |
| DREQ2 / DACK2 / DONE2 | DMA Channel 2 Control | Second independent DMA channel with identical signaling and dual/single-address transfer capability. |
| TCK / TMS / TDI / TDO | JTAG Boundary Scan Interface | IEEE 1149.1-compliant test access port for board-level diagnostics and in-circuit programming verification. |
Key Features
| Feature | Design Value |
|---|---|
| Background Debug Mode (BDM) | Enables real-time register/memory inspection and patch execution over dedicated serial interface - no emulator hardware required. |
| LPSTOP Low-Power State | Reduces standby current to ~300 µW by halting CPU and peripheral clocks while preserving register contents and enabling wake-on-interrupt. |
| Memory-Mapped Peripheral Access | All modules (DMA, USART, timers, SIM40) reside in CPU32's linear address space - simplifies driver development and enables unified cache-coherent access. |
| Intermodule Bus (IMB) | On-chip synchronous bus connecting CPU32, DMA, and peripherals - eliminates external arbitration delays and ensures deterministic timing. |
| Software Watchdog Timer | Configurable timeout counter in SIM40 prevents system lockup by forcing reset if firmware fails to service it within programmed interval. |
| Dynamic Power Management | Per-module clock gating and programmable CPU clock throttling allow fine-grained power reduction during idle or low-load conditions. |
Applications
| CD-I Player Controller | Industrial Motion Controller |
|---|---|
|
Use Scenario: Real-time decoding and playback of compressed multimedia content from CD-ROM media in consumer interactive entertainment systems. IC Role / Device Role / Timing Role: Central processor executing CD-I Green Book firmware, managing DMA-driven audio/video buffer transfers, and coordinating dual USARTs for remote control and host communication. Use Value: Meets CD-I compliance requirements with M68000 code compatibility, 32-bit addressing for large buffers, and 33.3 MB/s DMA throughput for uninterrupted full-motion video streaming. |
Use Scenario: Closed-loop servo control of multi-axis CNC machines using encoder feedback, PWM motor drives, and safety interlocks. IC Role / Device Role / Timing Role: Real-time task scheduler and motion trajectory calculator; uses timer modules for 125 ns position capture and USARTs for PLC/HMI communication. Use Value: Eliminates external glue logic with integrated SIM40 bus interface, discrete I/O, and watchdog - reducing BOM count and improving MTBF in factory-floor environments. |
| Telecom Protocol Gateway | Medical Diagnostic Instrument |
|
Use Scenario: Bridging legacy RS-232/RS-485 fieldbus protocols to Ethernet-based SCADA networks in utility substations. IC Role / Device Role / Timing Role: Dual USART channels handle simultaneous serial protocol stacks (e.g., Modbus RTU and DNP3), while DMA offloads packet buffering to external RAM. Use Value: Sustains 9.8 Mbps serial throughput per channel and supports independent baud rates - enabling concurrent high-speed telemetry and command-response cycles. |
Use Scenario: Signal acquisition and waveform analysis in portable ultrasound or ECG devices requiring deterministic timing and low EMI. IC Role / Device Role / Timing Role: Time-critical ADC trigger controller and digital signal preprocessor; uses timer input capture for precise analog sampling synchronization. Use Value: 125 ns timer resolution ensures sub-microsecond jitter in sampling clocks, while LPSTOP mode extends battery life during standby without losing calibration state. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar integrated processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MC68332CAG16 | Same CPU32 core and SIM40, but lacks dual-channel DMA and second USART; includes QSM (Queued Serial Module) instead. | Better suited for cost-sensitive control applications where DMA bandwidth is not required and serial protocol queuing is preferred. | Select MC68332CAG16 only if DMA-intensive data movement is unnecessary and QSM-based serial framing is acceptable. |
| MC68360CZP16E | Successor with integrated QUICC engine, 25 MHz max, 3.3 V operation, and enhanced Ethernet/HDLC support - not pin-compatible. | Targets networking edge devices requiring packet processing; requires PCB redesign and software porting due to architectural changes. | Choose MC68360CZP16E only for new designs needing native communications acceleration - not as drop-in replacement. |
Compared with MC68340CAG16E, MC68332CAG16 reduces integration to lower cost but sacrifices DMA performance and serial flexibility, while MC68360CZP16E adds communications offload at the expense of voltage compatibility, pinout, and software continuity.
Availability
MC68340CAG16E is available at Aetrix Electronics and suitable for CD-I player manufacturing, industrial motion controller design, and telecom protocol gateway development requiring stable component supply across extended product lifecycles.
Supply support for MC68340CAG16E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors acquired Freescale Semiconductor in 2015, inheriting the Motorola M68300 family including the MC68340 series - a leader in high-integration 32-bit embedded processors since the early 1990s.
The MC68340 belongs to NXP's legacy M68300 integrated processor family, designed specifically for embedded control systems demanding CPU performance, peripheral richness, and glue-less system integration in cost- and space-constrained applications.
FAQ
What is the maximum operating frequency of the MC68340CAG16E?
The MC68340CAG16E is rated for operation up to 16.78 MHz, as indicated by the "16" suffix in its part number. This frequency determines its peak Dhrystone performance of 6,742 DMIPS and sets timing constraints for external memory access, USART baud rates, and timer resolution. It does not support the 25.16 MHz variant (e.g., MC68340CAG25E) due to internal speed grading and voltage limitations.
Is the MC68340CAG16E pin-compatible with the MC68340V low-voltage variant?
No, the MC68340CAG16E is not pin-compatible with MC68340V variants. While both share the same 144-pin CQFP package outline, the MC68340V operates at 3.3 V and requires different power supply sequencing, voltage regulator design, and I/O threshold handling. Pin functions are identical, but electrical interface requirements differ - necessitating separate PCB layouts and power delivery networks.
Does the MC68340CAG16E include JTAG boundary scan capability?
Yes, the MC68340CAG16E implements full IEEE 1149.1 (JTAG) boundary scan test logic via dedicated TCK, TMS, TDI, and TDO pins. This enables board-level structural testing, in-system programming verification, and debug access through background debug mode - all without requiring external emulation hardware.
Can the MC68340CAG16E execute code directly from external 8-bit ROM after reset?
Yes, the MC68340CAG16E supports booting from 8-bit-wide memory via its programmable chip select logic. The SIM40 allows configuration of CS0 for 8-bit access with appropriate wait states, enabling direct execution of initialization code from EPROM or flash - a key feature for CD-I and other resource-constrained embedded systems.
What peripheral modules are memory-mapped in the MC68340CAG16E address space?
All major peripherals - including the dual-channel DMA controller, two USARTs, two 16-bit timers, SIM40 system integration module, and interrupt controller - are accessed via CPU32's linear 32-bit address space. Each module occupies a fixed, relocatable region defined by SIM40 configuration registers, enabling standardized driver reuse across M68300 family parts.
MC68340CAG16E-NXP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- -
- Series:
- *
- Packaging:
- Bulk
- Product Status:
- Active
- Core Processor:
- -
- Number of Cores/Bus Width:
- -
- Speed:
- -
- Co-Processors/DSP:
- -
- RAM Controllers:
- -
- Graphics Acceleration:
- -
- Display & Interface Controllers:
- -
- Ethernet:
- -
- SATA:
- -
- USB:
- -
- Voltage - I/O:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Security Features:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
- Additional Interfaces:
- -
MC68340CAG16E-NXP FAQ
1.How can I place an order for MC68340CAG16E-NXP through Aetrix?
Please submit a Request for Quotation (RFQ) for MC68340CAG16E-NXP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MC68340CAG16E-NXP reliable?
The price and inventory of MC68340CAG16E-NXP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC68340CAG16E-NXP is usually 5 days.
3.What payment methods are accepted for MC68340CAG16E-NXP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC68340CAG16E-NXP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MC68340CAG16E-NXP?
MC68340CAG16E-NXP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MC68340CAG16E-NXP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MC68340CAG16E-NXP?
For technical support, including MC68340CAG16E-NXP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC68340CAG16E-NXP requirements.
6.How does Aetrix verify that MC68340CAG16E-NXP is sourced from the original manufacturer or authorized distributors?
All MC68340CAG16E-NXP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC68340CAG16E-NXP meets industry standards.
7.What is the process for return or replacement of MC68340CAG16E-NXP?
All MC68340CAG16E-NXP units undergo pre-shipment inspection (PSI). If there is an issue with MC68340CAG16E-NXP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MC68340CAG16E-NXP part is unused and in its original packaging.
Return procedure for MC68340CAG16E-NXP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MC68340CAG16E-NXP Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

