NXP Semiconductors MC68HC705C9ACFBE
- Part No.:
- MC68HC705C9ACFBE
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 44-QFP
- Datasheet:
-
MC68HC705C9ACFBE.pdf
- Description:
- IC MCU 8BIT 16KB OTP 44QFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,972
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MC68HC705C9ACFBE from NXP (formerly Freescale) is a 8-bit HCMOS EPROM-based microcontroller in the M68HC05 family, featuring 15,932 bytes of user EPROM, 352 bytes of RAM, a 16-bit capture/compare timer, asynchronous SCI and synchronous SPI interfaces, and COP watchdog with clock monitor. It operates from 3.0–5.5 V and supports wait/stop low-power modes for embedded control in industrial sensors and legacy automotive modules.
For engineers reviewing the MC68HC705C9ACFBE datasheet, MC68HC705C9ACFBE pinout, MC68HC705C9ACFBE application, or MC68HC705C9ACFBE equivalent, key selection criteria include EPROM programmability, dual-configuration capability (C9A/C12A), 31 I/O lines with high-current PC7, and compatibility with 44-pin PLCC packaging for through-hole industrial PCBs.
Technical Context
The MC68HC705C9ACFBE implements the M68HC05 CPU core with accumulator, index register, stack pointer, and condition code register. Its memory map supports two configuration modes-full C9A (16 KB address space, dual-mapped RAM/EPROM) or C12A (reduced 4 KB map)-selected via software-programmable mask option registers (PBMOR at $3FF2, C12MOR at $3FF1).
Timer operation includes input capture on TCAP and output compare on TCMP, both synchronized to internal divided clocks. The SCI supports idle-line and address-mark wakeup; SPI operates in master/slave mode with configurable SCK polarity and phase, using PD0–PD5 pins mapped to RDI, TDO, MOSI, MISO, SCK, and SS.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | M68HC05 8-bit HCMOS architecture with 32-instruction set and indexed/direct addressing |
| EPROM Size | 15,932 bytes user-programmable EPROM (12,092 bytes in C12A mode) |
| RAM Size | 352 bytes on-chip RAM (176 bytes in C12A mode), dual-mapped in C9A configuration |
| I/O Lines | 31 bidirectional I/O lines (PA0–PA7, PB0–PB7, PC0–PC7, PD0–PD5, PD7), including high-current sink/source on PC7 |
| Timer | 16-bit capture/compare timer with TCAP input capture and TCMP output compare functions |
| Serial Interfaces | Asynchronous SCI (RDI/TDO) + synchronous SPI (MISO/MOSI/SCK/SS) sharing PDx pins |
| Supply Voltage | 3.0 V to 5.5 V single-supply operation, compatible with legacy 5 V TTL and mixed-voltage systems |
| Operating Temp | –40°C to +85°C industrial temperature range per electrical specifications |
Pinout & Package
MC68HC705C9ACFBE is packaged in a 44-lead Plastic Leaded Chip Carrier (PLCC), Case 777-02, with J-lead profile for surface-mount assembly and socket compatibility. Pin 1 marked by corner notch; lead finish is matte tin.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Power supply | Primary 3.0–5.5 V DC supply; decoupling required at pin for noise immunity |
| VSS | Ground | Digital ground reference; must be low-impedance connection to system GND plane |
| OSC1 / OSC2 | Crystal oscillator inputs | Connect external crystal (1–8 MHz) or ceramic resonator; internal feedback path enabled |
| RESET | Reset input/output | Bidirectional: driven low during POR/COP timeout; accepts external active-low reset pulse |
| IRQ | Interrupt request | Edge-triggered external interrupt; sensitivity configurable via C9A option register ($3FDF) |
| TCAP | Timer capture input | Asynchronous input for edge-triggered time-stamping; routed to 16-bit timer input capture logic |
| TCMP | Timer compare output | Programmable output toggle or interrupt generation on timer match event |
| PA0–PA7 | Port A data I/O | 8-bit bidirectional port with individual direction control via DDR A ($0000); no pullups |
| PB0–PB7 | Port B data I/O | 8-bit port with software-configurable pullups and IRQ enable per bit via PBMOR ($3FF2) |
| PC0–PC7 | Port C data I/O | 8-bit port; PC7 supports 20 mA sink/source for LED/drivers without external transistors |
| PD0–PD5, PD7 | Port D multifunction I/O | Shared with SCI/SPI: PD0=RDI, PD1=TDO, PD2=MISO, PD3=MOSI, PD4=SCK, PD5=SS, PD7=unassigned |
Key Features
| Feature | Design Value |
|---|---|
| Software-configurable C9A/C12A mode | Select full 16 KB C9A map or compact C12A map via MOR registers, enabling reuse across two product variants |
| EPROM security bit | Prevents unauthorized readout of program memory; disables EPROM access after security fuse programming |
| Wire-OR mode on Port D | Enables open-drain bus interface (e.g., I²C-like arbitration) via SPCR bit 5, supporting shared serial lines |
| COP watchdog with clock monitor | Configurable timeout (1.8–28 ms) plus independent oscillator failure detection prevents runaway code due to clock faults |
| Bootloader-mode EPROM programming | On-chip bootloader allows in-system programming via SCI using PROG register ($000F), eliminating need for external EPROM writer |
| High-current PC7 output | 20 mA sink/source capability eliminates external driver for indicators, relays, or small solenoids in cost-sensitive designs |
Applications
| Industrial Sensor Node | Legacy Automotive Body Control |
|---|---|
Use Scenario: Standalone temperature/humidity sensor with analog front-end and local display. IC Role / Device Role / Timing Role: Main controller executing sensor polling, ADC interfacing (via external converter), and 7-segment LED drive via PC7. Use Value: On-chip 352-byte RAM buffers readings; EPROM retains firmware across power cycles; COP ensures fail-safe shutdown if sensor loop hangs. | Use Scenario: Door lock actuator module receiving LIN/SCI commands from central body controller. IC Role / Device Role / Timing Role: SCI slave node interpreting command frames, driving motor drivers via PC7, and reporting status over same link. Use Value: 3.0–5.5 V operation tolerates vehicle battery fluctuations; wire-OR mode enables shared SCI bus with multiple slaves; stop mode reduces quiescent current to <10 µA. |
| Small-Appliance Motor Controller | Point-of-Sale Peripheral Interface |
Use Scenario: Brushed DC motor speed control in coffee grinder with push-button UI and thermal cutoff. IC Role / Device Role / Timing Role: Reads buttons via PA/PB, executes PWM via TCMP toggling, monitors thermistor via external ADC, drives motor via PC7. Use Value: 16-bit timer provides precise 1–20 kHz PWM resolution; high-current PC7 directly switches motor FET gate; wait mode extends battery life in portable variants. | Use Scenario: Barcode scanner interface board translating USB HID to SCI protocol for legacy cash register integration. IC Role / Device Role / Timing Role: SCI-to-parallel bridge: receives decoded scan data via PD0/RDI, formats into parallel byte stream on PA/PB, signals host via IRQ. Use Value: Dual-mapped RAM enables fast buffer switching between receive and transmit; EPROM stores protocol translation tables; 44-pin PLCC fits compact scanner PCBs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MC68HC705P6ACFBE | 8 KB EPROM, 128-byte RAM, no SPI, SCI only, 28-pin SDIP package | Lacks SPI and reduced I/O (16 lines); suited for simpler UART-only control tasks | Select when SPI is unnecessary and board space requires smaller footprint |
| MC68HC705B16CFBE | 16 KB EPROM, 256-byte RAM, added 8-bit A/D converter, 40-pin DIP package | Includes on-chip ADC but omits wire-OR mode and has different pinout; targets analog-sensing applications | Choose when integrated ADC eliminates external converter, accepting trade-off in serial interface flexibility |
Compared with MC68HC705P6ACFBE and MC68HC705B16CFBE, the MC68HC705C9ACFBE uniquely balances SPI+SCI dual serial support, 31 I/O lines with high-drive PC7, and software-selectable C9A/C12A memory mapping-making it optimal for upgrade paths in existing M68HC05-based industrial controllers requiring bus expansion.
Availability
MC68HC705C9ACFBE is available at Aetrix Electronics and suitable for industrial sensor nodes, legacy automotive body control units, and small-appliance motor controllers requiring stable component supply and long-term obsolescence management.
Supply support for MC68HC705C9ACFBE includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company formed from the spin-off of Philips' semiconductor division, specializing in secure connectivity, automotive, industrial, and IoT solutions.
The MC68HC705C9ACFBE belongs to the M68HC05 microcontroller family, designed for cost-sensitive, low-power embedded control in industrial automation, automotive subsystems, and consumer appliances where EPROM programmability and field-upgradability are critical.
FAQ
What is the maximum operating frequency of the MC68HC705C9ACFBE?
The MC68HC705C9ACFBE supports external crystals up to 8 MHz, yielding a maximum internal bus frequency of 4 MHz (after divide-by-two oscillator stage). Electrical specifications confirm stable operation across the full 3.0–5.5 V supply range at this frequency, with timing margins validated in Chapter 12 control timing tables.
Does the MC68HC705C9ACFBE support in-system programming?
Yes, the MC68HC705C9ACFBE includes a factory-programmed bootloader that enables in-system EPROM programming via its SCI interface. Using the PROG register ($000F) and standard UART commands, firmware updates can be performed without removing the device from the PCB or using external programmers.
How does the C9A/C12A configuration mode affect memory mapping in the MC68HC705C9ACFBE?
When configured as MC68HC705C9ACFBE, the full 16 KB address space is active-including dual-mapped RAM/EPROM at $0020–$004F and $0100–$017F. In C12A mode, addresses $0100–$0FFF are disabled, matching the MC68HC05C12A's 4 KB map. Mode selection is controlled by software-programmable C12MOR ($3FF1) and C9A option register ($3FDF).
Can the MC68HC705C9ACFBE drive LEDs or small relays directly?
Yes, the MC68HC705C9ACFBE's PC7 pin supports 20 mA sink and source current, enabling direct drive of standard LEDs, optocouplers, or small signal relays without external transistor buffering. This capability is specified in the electrical characteristics table (Chapter 12) and applies across the full operating voltage and temperature range.
What packaging options are available for the MC68HC705C9ACFBE?
The MC68HC705C9ACFBE is offered in a 44-lead Plastic Leaded Chip Carrier (PLCC), Case 777-02, with J-lead profile. This package supports both surface-mount reflow assembly and zero-insertion-force (ZIF) socket use for development and repair. Other variants like DIP or QFP exist for the base MC68HC705C9A, but CFBE suffix specifically denotes the PLCC version.
MC68HC705C9ACFBE Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 44-QFP
- Series:
- HC05
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- HC05
- Core Size:
- 8-Bit
- Speed:
- 2.1MHz
- Connectivity:
- SCI, SPI
- Peripherals:
- POR, WDT
- Number of I/O:
- 24
- Program Memory Size:
- 16KB (16K x 8)
- Program Memory Type:
- OTP
- EEPROM Size:
- -
- RAM Size:
- 352 x 8
- Voltage - Supply (Vcc/Vdd):
- 3V ~ 5.5V
- Data Converters:
- -
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
MC68HC705C9ACFBE FAQ
1.How can I place an order for MC68HC705C9ACFBE through Aetrix?
Please submit a Request for Quotation (RFQ) for MC68HC705C9ACFBE on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MC68HC705C9ACFBE reliable?
The price and inventory of MC68HC705C9ACFBE are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC68HC705C9ACFBE is usually 5 days.
3.What payment methods are accepted for MC68HC705C9ACFBE?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC68HC705C9ACFBE transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MC68HC705C9ACFBE?
MC68HC705C9ACFBE orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MC68HC705C9ACFBE order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MC68HC705C9ACFBE?
For technical support, including MC68HC705C9ACFBE datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC68HC705C9ACFBE requirements.
6.How does Aetrix verify that MC68HC705C9ACFBE is sourced from the original manufacturer or authorized distributors?
All MC68HC705C9ACFBE products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC68HC705C9ACFBE meets industry standards.
7.What is the process for return or replacement of MC68HC705C9ACFBE?
All MC68HC705C9ACFBE units undergo pre-shipment inspection (PSI). If there is an issue with MC68HC705C9ACFBE, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MC68HC705C9ACFBE part is unused and in its original packaging.
Return procedure for MC68HC705C9ACFBE:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MC68HC705C9ACFBE Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

