NXP Semiconductors MC68HC705P6ACP
- Part No.:
- MC68HC705P6ACP
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 28-DIP (0.600", 15.24mm)
- Datasheet:
-
MC68HC705P6ACP.pdf
- Description:
- IC MCU 8BIT 4.5KB OTP 28DIP
- Quantity:
- Payment:

- Shipping:

Inventory:4,435
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MC68HC705P6ACP from Freescale Semiconductor is a 5 V, 8-bit EPROM-based microcontroller featuring an M68HC05 CPU core, 4672 bytes of user EPROM, 176 bytes of on-chip RAM, a 4-channel 8-bit A/D converter, and a 16-bit timer with input capture and output compare. It delivers embedded control in cost-sensitive industrial sensors and appliance motor interfaces requiring low-power operation and analog signal acquisition.
For engineers reviewing the MC68HC705P6ACP datasheet, MC68HC705P6ACP pinout, MC68HC705P6ACP application, or MC68HC705P6ACP equivalent, key selection factors include its 28-pin PDIP package, COP watchdog timer configurability via mask option register, SIOP serial interface timing (OSC/8–64), and EPROM security lockout capability for firmware protection.
Technical Context
The MC68HC705P6ACP implements a static CMOS M68HC05 CPU core operating at up to 2.1 MHz bus frequency (derived from OSC/2), with instruction set compatibility across the HC05 family. Its memory architecture integrates 4672 bytes of one-time-programmable EPROM, 239-byte bootloader ROM, and 176-byte SRAM - all mapped into a unified 64 KB address space with dedicated I/O register pages.
Peripheral integration includes a 4-channel 8-bit ratiometric A/D converter with internal reference support (VREFH), a 16-bit timer supporting both input capture (TCAP) and output compare (TCMP), and a synchronous serial I/O port (SIOP) with programmable MSB/LSB-first mode and selectable clock dividers (OSC/8, /16, /32, /64).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | M68HC05 8-bit CISC core with 176 bytes RAM, 4672 bytes EPROM, 239 bytes bootloader ROM |
| Supply Voltage | 5.0 V ±10% - supports direct connection to standard TTL/CMOS logic rails without level shifting |
| A/D Converter | 4-channel, 8-bit ratiometric ADC with VREFH input; conversion time ≤102 μs per channel |
| Timer | 16-bit free-running timer with 1 input capture (PD7/TCAP) and 1 output compare (TCMP) channel |
| Serial Interface | SIOP synchronous serial port with software-selectable MSB/LSB-first and OSC/8–64 clock rates |
| Power Modes | STOP, HALT, and WAIT modes; STOP reduces current to ≤10 μA (typical) with wake-on-IRQ or reset |
| Mask Options | Static MOR bits configure COP enable/disable, IRQ sensitivity, SIOP bit order, stop mode type, and EPROM lockout |
Pinout & Package
MC68HC705P6ACP is housed in a 28-pin Plastic Dual In-Line Package (PDIP), Case 710, with 0.6-inch body width and 0.1-inch lead pitch. Pin 1 is marked by a notch or dot; pins are numbered counter-clockwise from pin 1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Power supply | +5 V main supply rail; requires local 0.1 μF ceramic bypass capacitor |
| VSS | Ground | Digital ground reference; must be connected to system ground plane |
| OSC1 / OSC2 | Crystal/resonator interface | Accepts AT-cut crystal (1–4 MHz), ceramic resonator, or external CMOS clock on OSC1 only |
| RESET | Active-low reset input | Asynchronous reset; pulls internal registers to known state; debounced externally recommended |
| IRQ/VPP | Interrupt request / EPROM programming voltage | Edge- or edge/level-sensitive interrupt input; functions as VPP during EPROM programming |
| PA0–PA7 | Port A bidirectional I/O | 8-bit general-purpose port; PA0–PA7 support programmable keyscan pullups and interrupts |
| PB5/SDO, PB6/SDI, PB7/SCK | SIOP serial interface | Master/slave SPI-compatible signals; SDO is push-pull, SDI/SCK are CMOS inputs |
| PC0–PC2, PC3/AD3, PC4/AD2, PC5/AD1, PC6/AD0, PC7/VREFH | Analog/digital multiplexed port | 6 analog inputs (AD0–AD3) + VREFH reference; PC0/PC1 support high-current drive (20 mA) |
| PD5, PD7/TCAP | Port D I/O / timer capture | PD5: general-purpose I/O; PD7: dedicated input capture trigger for 16-bit timer |
| TCMP | Timer compare output | Open-drain output toggled on timer match; used for PWM generation or event timing |
Key Features
| Feature | Design Value |
|---|---|
| EPROM Security Lockout | Mask Option Register (MOR) bit disables external readback of user EPROM contents after programming |
| Configurable COP Watchdog | MOR bit enables or disables Computer Operating Properly timer - critical for fail-safe embedded systems |
| Programmable Keyscan | PA0–PA7 support internal pullups and interrupt-on-change for keypad matrix scanning without external components |
| Ratiometric A/D Conversion | ADC uses VREFH as reference; eliminates need for precision external reference in sensor applications |
| Low-Power STOP Mode | Reduces supply current to ≤10 μA while retaining RAM and register contents; wakes on IRQ or RESET |
| Bootloader ROM | 239-byte factory-programmed ROM enables in-system programming via SIOP without external programmer |
Applications
| Industrial Temperature Sensor Node | Home Appliance Motor Control |
|---|---|
Use Scenario: Standalone temperature monitoring node using thermistor or RTD with analog conditioning. IC Role / Device Role / Timing Role: MC68HC705P6ACP performs analog acquisition (AD0–AD3), linearization, and RS-232-level serial reporting via SIOP-to-UART bridge. Use Value: Integrated 4-channel 8-bit ADC and COP watchdog ensure reliable, self-checking measurement without external converters or supervisors. |
Use Scenario: Fan speed regulation and fault detection in HVAC blower units. IC Role / Device Role / Timing Role: MC68HC705P6ACP reads tachometer feedback (via TCAP), generates PWM (via TCMP), and monitors overcurrent (via AD1). Use Value: Single-chip solution replaces discrete timer + comparator + microcontroller, reducing BOM count and PCB area. |
| Legacy Automotive Body Controller | POS Terminal Keypad Interface |
Use Scenario: Door lock actuator sequencing and status reporting in pre-CAN vehicle modules. IC Role / Device Role / Timing Role: MC68HC705P6ACP manages solenoid drivers (PC0/PC1 high-current outputs), reads switch inputs (PA0–PA7), and communicates via SIOP to main ECU. Use Value: High-current I/O pins eliminate external driver transistors; MOR-configurable IRQ sensitivity handles noisy automotive environments. |
Use Scenario: Secure alphanumeric keypad scanning for payment terminals with tamper detection. IC Role / Device Role / Timing Role: MC68HC705P6ACP scans 8×8 matrix (PA0–PA7 + PC0–PC2), detects keypress timing anomalies, and reports encrypted codes via SIOP. Use Value: Programmable keyscan pullups and EPROM lockout prevent firmware extraction and physical probing attacks. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 8-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MC68HC705P6CDW | SOIC-28 package (vs. PDIP); identical electrical specs and pinout; same EPROM size and peripherals | Preferred for surface-mount production; requires reflow-compatible layout; no through-hole mounting | Select MC68HC705P6CDW when board assembly uses SMT processes and space constraints favor SOIC footprint. |
| MC68HC705P9ACPE | Enhanced variant: 8 KB EPROM, 256 bytes RAM, additional I/O, extended temperature range (–40°C to +85°C) | Supports higher-complexity firmware and extended environmental operation; not drop-in compatible due to different pin mapping | Choose MC68HC705P9ACPE only when additional memory or wider temp range is required and PCB redesign is acceptable. |
Compared with MC68HC705P6CDW and MC68HC705P9ACPE, the MC68HC705P6ACP offers lowest-cost through-hole implementation for legacy designs where EPROM size and ambient temperature limits (0°C to +70°C) are sufficient.
Availability
MC68HC705P6ACP is available at Aetrix Electronics and suitable for industrial sensor nodes, home appliance controllers, and legacy automotive subsystems requiring stable component supply and long-term obsolescence management.
Supply support for MC68HC705P6ACP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Freescale Semiconductor (now part of NXP Semiconductors) was a leading designer of embedded processors and analog/mixed-signal ICs, known for the 68HC05 and 68HC11 microcontroller families.
The MC68HC705P6ACP belongs to the M68HC05 microcontroller product line, engineered for cost-sensitive, low-power embedded control in appliances, industrial equipment, and automotive body electronics.
FAQ
What is the maximum operating frequency of the MC68HC705P6ACP?
The MC68HC705P6ACP operates with a maximum oscillator frequency of 4.2 MHz, yielding a 2.1 MHz internal bus clock (OSC/2). This frequency is specified under 5.0 V ±10% supply and 0°C to +70°C ambient conditions per Chapter 14 Electrical Specifications. Exceeding this limit may cause timing violations in the SIOP, timer, or A/D subsystems.
Does the MC68HC705P6ACP support in-system programming?
Yes, the MC68HC705P6ACP supports in-system programming via its built-in 239-byte bootloader ROM. Using the SIOP interface and a host controller, users can reprogram the 4672-byte EPROM without removing the device from the target board - provided VPP is supplied to the IRQ pin during programming cycles.
How is the A/D converter referenced on the MC68HC705P6ACP?
The MC68HC705P6ACP's 4-channel 8-bit A/D converter uses a ratiometric architecture referenced to the VREFH pin (PC7). When VREFH is unconnected, the converter defaults to VDD as reference. This design allows direct interfacing with resistive sensors (e.g., thermistors) without external precision references.
Can the MC68HC705P6ACP generate PWM signals?
Yes, the MC68HC705P6ACP can generate hardware-timed PWM using its 16-bit timer and TCMP pin. By configuring the timer in output compare mode and toggling TCMP on match events, users achieve precise duty-cycle control - commonly used for fan speed regulation or LED dimming in applications leveraging PC0/PC1 high-current outputs.
What power-saving modes does the MC68HC705P6ACP offer?
The MC68HC705P6ACP provides three low-power modes: WAIT (CPU halted, peripherals active), HALT (CPU and most peripherals halted, RAM retained), and STOP (all clocks stopped, <10 μA current draw, wake on IRQ or RESET). These are invoked via WAIT, HALT, and STOP instructions and configured via the Mask Option Register.
MC68HC705P6ACP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 28-DIP (0.600", 15.24mm)
- Series:
- HC05
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- HC05
- Core Size:
- 8-Bit
- Speed:
- 2.1MHz
- Connectivity:
- SIO
- Peripherals:
- POR, WDT
- Number of I/O:
- 21
- Program Memory Size:
- 4.5KB (4.5K x 8)
- Program Memory Type:
- OTP
- EEPROM Size:
- -
- RAM Size:
- 176 x 8
- Voltage - Supply (Vcc/Vdd):
- 3V ~ 5.5V
- Data Converters:
- A/D 4x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
MC68HC705P6ACP FAQ
1.How can I place an order for MC68HC705P6ACP through Aetrix?
Please submit a Request for Quotation (RFQ) for MC68HC705P6ACP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MC68HC705P6ACP reliable?
The price and inventory of MC68HC705P6ACP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC68HC705P6ACP is usually 5 days.
3.What payment methods are accepted for MC68HC705P6ACP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC68HC705P6ACP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MC68HC705P6ACP?
MC68HC705P6ACP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MC68HC705P6ACP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MC68HC705P6ACP?
For technical support, including MC68HC705P6ACP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC68HC705P6ACP requirements.
6.How does Aetrix verify that MC68HC705P6ACP is sourced from the original manufacturer or authorized distributors?
All MC68HC705P6ACP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC68HC705P6ACP meets industry standards.
7.What is the process for return or replacement of MC68HC705P6ACP?
All MC68HC705P6ACP units undergo pre-shipment inspection (PSI). If there is an issue with MC68HC705P6ACP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MC68HC705P6ACP part is unused and in its original packaging.
Return procedure for MC68HC705P6ACP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MC68HC705P6ACP Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

