NXP Semiconductors MC705P6ACPE
- Part No.:
- MC705P6ACPE
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 28-DIP (0.600", 15.24mm)
- Datasheet:
-
MC705P6ACPE.pdf
- Description:
- IC MCU 8BIT 4.5KB OTP 28DIP
- Quantity:
- Payment:

- Shipping:

Inventory:3,536
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MC705P6ACPE from Freescale Semiconductor is an 8-bit EPROM-based microcontroller in the M68HC05 family, featuring a 16-bit timer with input capture/output compare, 4-channel 8-bit ADC, SIOP serial interface, COP watchdog, 4672 bytes of user EPROM, 176 bytes of RAM, and 21 I/O pins (20 bidirectional + 1 input-only). It targets cost-sensitive embedded control in industrial sensors and appliance motor controllers.
For engineers reviewing the MC705P6ACPE datasheet, MC705P6ACPE pinout, MC705P6ACPE application, or MC705P6ACPE equivalent, key selection criteria include its 5 V operation, mask-programmable MOR options (COP enable/disable, IRQ sensitivity, SIOP MSB/LSB order), PDIP-28 package compatibility, and bootloader ROM support for field programming.
Technical Context
The MC705P6ACPE implements the M68HC05 CPU core with static logic, supporting STOP/HALT/WAIT low-power modes and a fixed 2 MHz internal bus clock derived from OSC1/OSC2 (fosc/2). Its analog subsystem uses ratiometric A/D conversion referenced to VREFH, with conversion times dependent on oscillator source.
Timer functionality includes one input capture channel (PD7/TCAP) and one output compare channel (TCMP), both mapped to dedicated pins and controlled via Timer Control and Status Registers. The SIOP operates in master/slave mode with programmable clock dividers (OSC/8, /16, /32, /64) and configurable bit-order (MSB or LSB first).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | M68HC05 8-bit CISC core with 176 bytes RAM, 4672 bytes user EPROM, 239 bytes bootloader ROM |
| Supply Voltage | 5.0 V ±10% - requires stable regulated supply; bypass capacitors mandatory at VDD/VSS |
| A/D Converter | 4-channel 8-bit ratiometric ADC with VREFH reference; supports single- or multi-channel conversion |
| Timer | 16-bit timer with one input capture (PD7/TCAP) and one output compare (TCMP) channel |
| Serial Interface | SIOP with programmable clock rate (OSC/8–64) and selectable MSB/LSB-first data order |
| Operating Temp | −40°C to +85°C - qualified for industrial temperature range operation |
| Package | 28-pin Plastic Dual In-Line Package (PDIP), case 710 - through-hole mounting, RoHS-compliant lead finish |
Pinout & Package
MC705P6ACPE is housed in a 28-pin PDIP (Plastic Dual In-Line Package), case 710, with 0.6-inch body width and standard 0.1-inch pin pitch. Pin 1 is marked by a notch or dot; pin numbering proceeds counter-clockwise.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Power Supply | +5 V main supply rail; requires local 0.1 µF ceramic bypass capacitor |
| VSS | Ground Reference | Digital ground return; must be low-impedance connection to system GND plane |
| OSC1 | Oscillator Input | Connects to crystal/resonator or external CMOS clock source; internal oscillator driver |
| OSC2 | Oscillator Output | Completes crystal/resonator feedback path; left unconnected for external clock mode |
| RESET | Active-Low Reset | Asynchronous reset input; low pulse ≥2 µs initiates hardware reset sequence |
| IRQ/VPP | Interrupt Request / EPROM Programming | Maskable interrupt input (edge- or level-sensitive per MOR); VPP during EPROM programming |
| PA0–PA7 | Port A I/O | 8-bit bidirectional port with programmable pullups and keyscan interrupt capability |
| PB5/SDO, PB6/SDI, PB7/SCK | SIOP Signals | Serial Data Out, Serial Data In, Serial Clock - form full-duplex synchronous interface |
| PC0–PC2, PC3/AD3–PC6/AD0, PC7/VREFH | Port C / ADC Inputs | 6 GPIO + 4 ADC channels + high-side reference voltage input for A/D subsystem |
| PD5, PD7/TCAP | Port D / Timer | Two GPIO; PD7 doubles as timer input capture trigger (TCAP) |
| TCMP | Timer Compare Output | Dedicated output pin for timer-generated pulses or PWM-like waveforms |
Key Features
| Feature | Design Value |
|---|---|
| Mask Option Register (MOR) | Hardware-configurable options including COP enable/disable, IRQ sensitivity mode, SIOP bit order, and STOP/HALT selection |
| Bootloader ROM | 239-byte embedded firmware enabling in-system EPROM programming via SIOP without external programmer |
| Low-Power Modes | STOP (full clock stop), HALT (CPU stop, peripherals active), WAIT (CPU clock gated) - reduces current to µA range |
| High-Current Outputs | PC0 and PC1 support up to 20 mA sink/source - drive LEDs or small relays directly |
| EPROM Security | MOR-controlled external lockout prevents unauthorized readout of user EPROM contents |
Applications
| Industrial Sensor Node | Home Appliance Motor Control |
|---|---|
Use Scenario: Standalone temperature/humidity sensor with local signal conditioning and RS-485 interface. IC Role / Device Role / Timing Role: Main controller executing sensor polling, ADC sampling, SIOP-to-UART bridge, and COP-monitored firmware execution. Use Value: Integrated 4-channel ADC and SIOP eliminate external converters and level shifters; 5 V tolerance simplifies power design in noisy factory environments. | Use Scenario: Washing machine drum motor speed regulation using zero-cross detection and triac firing control. IC Role / Device Role / Timing Role: Real-time timing controller generating precise TCMP output pulses synchronized to AC line zero-cross events. Use Value: Dedicated TCMP pin and input capture on PD7 enable sub-millisecond timing accuracy for phase-angle control without software overhead. |
| Smart Power Outlet | Legacy Industrial PLC I/O Module |
Use Scenario: Energy-monitoring outlet with current sensing, relay control, and IR remote interface. IC Role / Device Role / Timing Role: System-on-chip managing AC current sampling (via PCx ADC), relay actuation (PC0/PC1 high-current outputs), and IR demodulation (IRQ edge-triggered input). Use Value: IRQ pin supports both maskable interrupt and VPP programming voltage, enabling field firmware updates via IR command sequences. | Use Scenario: DIN-rail mounted digital I/O expansion module interfacing with Modbus RTU over RS-485. IC Role / Device Role / Timing Role: Protocol handler implementing Modbus slave stack, managing PA0–PA7 keyscan inputs and PBx SIOP for UART bridging. Use Value: Bootloader ROM allows firmware upgrades over Modbus without removing the module from the control cabinet. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MC68HC705P6CDW | SOIC-28 package; identical electrical specs and pinout except physical footprint | Surface-mount assembly required; no through-hole option | Select when PCB space constraints or automated assembly mandate SOIC packaging |
| MC68HC705P6MFA | Windowed ceramic DIP package; same die but UV-erasable EPROM for prototyping | Enables iterative firmware development via UV erasure; not production-qualified | Choose only for lab validation; not suitable for volume manufacturing due to window seal reliability concerns |
Compared with MC68HC705P6CDW and MC68HC705P6MFA, the MC705P6ACPE offers verified long-term stability in PDIP packaging, direct compatibility with legacy through-hole designs, and guaranteed EPROM retention over 10 years - making it optimal for industrial replacement and maintenance programs.
Availability
MC705P6ACPE is available at Aetrix Electronics and suitable for industrial sensor nodes, home appliance motor controllers, and smart power outlets requiring stable component supply, long-lifecycle support, and drop-in compatibility with existing M68HC05P6-based designs.
Supply support for MC705P6ACPE includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Freescale Semiconductor (now part of NXP Semiconductors) is a fabless semiconductor company specializing in embedded processing, analog, and connectivity solutions for automotive, industrial, and consumer markets.
The MC68HC705P6A belongs to the M68HC05 microcontroller family, designed for cost-sensitive, low-pin-count embedded control applications where integration of ADC, timer, and serial interface reduces BOM count and board area.
FAQ
What is the maximum operating frequency of the MC705P6ACPE?
The MC705P6ACPE derives its internal bus clock from the oscillator input at OSC1/OSC2, dividing the crystal or resonator frequency by two. With a nominal 4 MHz crystal, the internal bus clock runs at 2 MHz. The device is rated for reliable operation up to 4 MHz oscillator input (2 MHz bus clock), as confirmed in Chapter 14 Electrical Specifications of the Rev. 2.1 datasheet. Exceeding this limit risks timing violations in the SIOP, timer, and ADC subsystems. The MC705P6ACPE does not support higher frequencies via internal PLL or frequency multipliers.
Does the MC705P6ACPE support in-system programming (ISP)?
Yes, the MC705P6ACPE supports in-system programming via its built-in bootloader ROM. Using the SIOP interface (PB5/SDO, PB6/SDI, PB7/SCK), firmware can be reprogrammed while soldered on the target board - provided the MOR enables bootloader mode and VPP is applied to IRQ/VPP during programming. This eliminates the need for socketed EPROM programmers. The 239-byte bootloader handles command parsing, address decoding, and EPROM write/verify cycles, making the MC705P6ACPE suitable for field-upgradable devices.
How is the analog reference voltage (VREFH) configured on the MC705P6ACPE?
VREFH is supplied externally to pin PC7 and sets the upper reference for all four ADC channels. The MC705P6ACPE uses ratiometric conversion, meaning the ADC result is proportional to VIN/VREFH. For accurate measurements, VREFH must be stable and noise-free - typically derived from a precision voltage reference or filtered +5 V supply. The datasheet specifies VREFH must remain within 1.0 V to VDD; operation outside this range invalidates ADC linearity and accuracy. No internal reference generator is present, so external sourcing is mandatory.
Can the MC705P6ACPE operate from a 3.3 V supply?
No, the MC705P6ACPE is specified exclusively for 5.0 V ±10% operation. Chapter 14 Electrical Specifications lists absolute maximum ratings and DC characteristics only for VDD = 5.0 V, with no 3.3 V parameterization. Attempting 3.3 V operation results in undefined behavior: insufficient noise margin causes erratic SIOP communication, failed COP resets, and unreliable ADC conversions. The internal oscillator, CPU core, and EPROM programming circuitry all require 5 V compliance. For 3.3 V systems, designers must use level-shifting interfaces or select a modern 3.3 V–compatible MCU.
What debug or development tools are compatible with the MC705P6ACPE?
The MC705P6ACPE supports debugging via its COP watchdog timer and RESET pin, but lacks on-chip JTAG or BDM interfaces. Development relies on external EPROM programmers (e.g., BP Microsystems units) for initial code loading, and the integrated bootloader for subsequent updates via SIOP. Freescale's legacy DEMO705P6 evaluation board provides socketed PDIP support, oscillator circuitry, and SIOP header connections - enabling hardware validation before custom PCB spin. No official IDE exists today, but assembly toolchains (e.g., AS68HC05) and open-source simulators remain functional for legacy code maintenance.
MC705P6ACPE Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 28-DIP (0.600", 15.24mm)
- Series:
- HC05
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- HC05
- Core Size:
- 8-Bit
- Speed:
- 2.1MHz
- Connectivity:
- SIO
- Peripherals:
- POR, WDT
- Number of I/O:
- 21
- Program Memory Size:
- 4.5KB (4.5K x 8)
- Program Memory Type:
- OTP
- EEPROM Size:
- -
- RAM Size:
- 176 x 8
- Voltage - Supply (Vcc/Vdd):
- 3V ~ 5.5V
- Data Converters:
- A/D 4x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
MC705P6ACPE FAQ
1.How can I place an order for MC705P6ACPE through Aetrix?
Please submit a Request for Quotation (RFQ) for MC705P6ACPE on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MC705P6ACPE reliable?
The price and inventory of MC705P6ACPE are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC705P6ACPE is usually 5 days.
3.What payment methods are accepted for MC705P6ACPE?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC705P6ACPE transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MC705P6ACPE?
MC705P6ACPE orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MC705P6ACPE order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MC705P6ACPE?
For technical support, including MC705P6ACPE datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC705P6ACPE requirements.
6.How does Aetrix verify that MC705P6ACPE is sourced from the original manufacturer or authorized distributors?
All MC705P6ACPE products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC705P6ACPE meets industry standards.
7.What is the process for return or replacement of MC705P6ACPE?
All MC705P6ACPE units undergo pre-shipment inspection (PSI). If there is an issue with MC705P6ACPE, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MC705P6ACPE part is unused and in its original packaging.
Return procedure for MC705P6ACPE:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MC705P6ACPE Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

