Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi MC74AC02DTR2

Name: MC74AC02DTR2
Brand: onsemi
SKU: MC74AC02DTR2
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: MC74AC02DTR2

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: 14-TSSOP (0.173", 4.40mm Width)

Datasheet:: MC74AC02DTR2.pdf

Description:: IC GATE NOR 4CH 2-INP 14TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,178

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

MC74AC02DTR2 from onsemi is a quad 2-input NOR gate in high-performance silicon-gate CMOS technology, operating at 2.0–6.0 V supply, delivering ±24 mA output drive, with 6.0 ns typical propagation delay at 5.0 V and 50 pF load, used for digital logic level translation and signal inversion in industrial control interfaces.

For engineers reviewing the MC74AC02DTR2 datasheet, pinout, applications, or equivalent options, this page provides verified functional specifications, TSSOP-14 package details, DC/AC timing parameters, input/output voltage thresholds, and direct alternatives for logic-level compatibility and board-space-constrained designs.

Technical Context

The MC74AC02DTR2 implements four independent 2-input NOR gates using advanced CMOS process technology, supporting rail-to-rail input voltage range (0 to VCC) and guaranteed noise margins of ≥0.9 V at 3.0 V and ≥1.35 V at 4.5 V supply. It features TTL-compatible output drive strength but standard CMOS input thresholds - distinct from the MC74ACT02 variant which offers true TTL-compatible inputs.

Its AC performance is characterized at CL = 50 pF with tPLH/tPHL ≤ 6.5 ns (max) at VCC = 5.0 V and TA = −40°C to +85°C, and it maintains latch-up immunity >100 mA per I/O under bias at 85°C per JESD78. Input capacitance is 4.5 pF, and power dissipation capacitance is 30 pF at 5.0 V.

Key Specifications

Parameter	Value and Actual Design Meaning
Logic Function	Quad 2-input NOR gate - enables compact implementation of OR/NOR logic trees without external inversion.
Supply Voltage Range	2.0 V to 6.0 V - supports mixed-voltage system interfacing (e.g., 3.3 V microcontroller driving 5 V peripherals).
Output Drive	±24 mA - sufficient to directly drive LEDs, small relays, or fan-out to ≥10 74AC loads at 5 V.
Propagation Delay	≤6.5 ns max (tPLH/tPHL, VCC = 5.0 V, CL = 50 pF) - suitable for sub-100 MHz clock domain synchronization and combinatorial glue logic.
Input Thresholds	VIH = 2.1 V min, VIL = 0.9 V max at VCC = 3.0 V - ensures robust noise immunity in noisy industrial environments.
Quiescent ICC	≤40 μA max at VCC = 5.5 V - enables low-static-power operation in battery-backed or always-on subsystems.
Package	TSSOP-14 (Case 948G) - 5.0 mm × 4.4 mm footprint with 0.65 mm pitch, optimized for high-density PCB layouts.

Pinout & Package

TSSOP-14 (Case 948G), Pb-free, moisture sensitivity level 1, rated for −40°C to +85°C ambient operation.

Pin/Terminal	Circuit Role	Design Meaning
1, 2, 4, 5, 8, 9, 11, 12	NOR Gate Inputs (A1/B1, A2/B2, A3/B3, A4/B4)	Dedicated dual-input terminals per gate; no internal connection - each pair defines one NOR function.
3, 6, 10, 13	NOR Gate Outputs (Y1–Y4)	CMOS push-pull outputs capable of sourcing/sinking ±24 mA; compatible with 3.3 V/5 V logic families.
7	GND	Ground reference for all logic and power domains; must be low-impedance to minimize ground bounce.
14	VCC	Primary power supply (2.0–6.0 V); requires local 0.1 μF ceramic decoupling within 5 mm of pin.

Key Features

Feature	Design Value
High Output Drive	±24 mA per output - eliminates need for external buffer stages when driving moderate capacitive or resistive loads.
Wide Supply Range	2.0 V to 6.0 V operation - allows single part to serve across 3.3 V and 5 V systems without level shifters.
Low Input Capacitance	4.5 pF typical - minimizes loading on upstream drivers and preserves signal integrity in high-speed routing.
Pb-Free & RoHS Compliant	"G" suffix marking and MSL Level 1 - supports lead-free reflow assembly and long-term environmental compliance.
Latch-Up Immunity	≥100 mA per I/O at 85°C - ensures reliability in transient-prone industrial and automotive-adjacent applications.

Applications

Industrial PLC I/O Expansion	Automotive Body Control Module Logic
Use Scenario: Adding discrete logic for sensor status aggregation and fault flag combination in modular I/O racks. IC Role / Device Role / Timing Role: NOR gate performing active-low OR logic to generate consolidated alarm signals from multiple limit switches. Use Value: Reduces BOM count by replacing discrete diode-OR networks; maintains <6.5 ns timing margin for 10 ms scan cycles.	Use Scenario: Implementing door lock enable/disable arbitration between central controller and local switch inputs. IC Role / Device Role / Timing Role: Dual-input NOR gate acting as priority resolver: lock request wins only if both key fob and door switch assert simultaneously. Use Value: Eliminates microcontroller GPIO overhead; operates reliably across −40°C to +85°C with no firmware dependency.
Medical Infusion Pump Safety Interlock	Test Equipment Signal Conditioning
Use Scenario: Hardware-enforced mutual exclusion between motor run and emergency stop signals in Class II medical devices. IC Role / Device Role / Timing Role: Quad NOR used to invert and combine E-stop, door open, and overpressure signals into a single hardware kill line. Use Value: Meets IEC 62304 safety requirement for deterministic response (<100 ns worst-case path) without software involvement.	Use Scenario: Converting TTL-level trigger outputs from legacy instruments to CMOS-compatible levels for FPGA acquisition logic. IC Role / Device Role / Timing Role: Level-shifting NOR gate configured as inverter (one input tied high) to translate 0–5 V signals to 0–3.3 V logic thresholds. Use Value: Achieves <10 ns skew between channels; avoids timing jitter introduced by passive resistor dividers.

Industrial PLC I/O Expansion

Automotive Body Control Module Logic

Use Scenario: Adding discrete logic for sensor status aggregation and fault flag combination in modular I/O racks.

IC Role / Device Role / Timing Role: NOR gate performing active-low OR logic to generate consolidated alarm signals from multiple limit switches.

Use Value: Reduces BOM count by replacing discrete diode-OR networks; maintains <6.5 ns timing margin for 10 ms scan cycles.

Use Scenario: Implementing door lock enable/disable arbitration between central controller and local switch inputs.

IC Role / Device Role / Timing Role: Dual-input NOR gate acting as priority resolver: lock request wins only if both key fob and door switch assert simultaneously.

Use Value: Eliminates microcontroller GPIO overhead; operates reliably across −40°C to +85°C with no firmware dependency.

Medical Infusion Pump Safety Interlock

Test Equipment Signal Conditioning

Use Scenario: Hardware-enforced mutual exclusion between motor run and emergency stop signals in Class II medical devices.

IC Role / Device Role / Timing Role: Quad NOR used to invert and combine E-stop, door open, and overpressure signals into a single hardware kill line.

Use Value: Meets IEC 62304 safety requirement for deterministic response (<100 ns worst-case path) without software involvement.

Use Scenario: Converting TTL-level trigger outputs from legacy instruments to CMOS-compatible levels for FPGA acquisition logic.

IC Role / Device Role / Timing Role: Level-shifting NOR gate configured as inverter (one input tied high) to translate 0–5 V signals to 0–3.3 V logic thresholds.

Use Value: Achieves <10 ns skew between channels; avoids timing jitter introduced by passive resistor dividers.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad 2-input NOR gate applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74AC02DR	SOIC-14 package (Case 751A), identical electrical specs, same 2.0–6.0 V range and ±24 mA drive.	Requires larger PCB area (8.75 × 3.9 mm vs. 5.0 × 4.4 mm); less suitable for space-constrained portable equipment.	Select when legacy SOIC footprint compatibility or hand-soldering preference outweighs density requirements.
MC74VHC02DT	VHC family: lower ICC (≤2 μA), faster tPLH/tPHL (≤5.5 ns @ 5 V), but narrower VCC range (2.0–5.5 V).	Not rated for 6.0 V operation; unsuitable for 5.5–6.0 V industrial rails where MC74AC02DTR2 retains functionality.	Choose for ultra-low static power or tighter timing budgets where supply stays ≤5.5 V.

Compared with SN74AC02DR and MC74VHC02DT, the MC74AC02DTR2 uniquely balances TSSOP-14 miniaturization, 6.0 V tolerance, and proven industrial temperature resilience - making it optimal for new designs prioritizing board area, wide supply flexibility, and extended thermal operation.

Availability

MC74AC02DTR2 is available at Aetrix Electronics and suitable for industrial automation interfaces, automotive body electronics, medical safety interlocks, and test equipment signal conditioning requiring stable component supply and long-lifecycle support.

Supply support for MC74AC02DTR2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power management, analog, logic, and sensing solutions for automotive, industrial, and cloud infrastructure markets.

The MC74AC02DTR2 belongs to the 74AC logic family - designed for high-speed, low-noise, mixed-voltage digital interfacing in harsh environments where reliability and parametric consistency are critical.

FAQ

What is the maximum supply voltage rating for MC74AC02DTR2?

The MC74AC02DTR2 has an absolute maximum DC supply voltage (VCC) rating of +6.5 V, with recommended operation from 2.0 V to 6.0 V. Operation at 6.0 V is fully characterized per datasheet - including VOH/VOL, propagation delay, and output drive - making it suitable for legacy 5 V systems and newer 6 V industrial rails. Exceeding 6.5 V risks permanent damage.

Does MC74AC02DTR2 support TTL-level inputs?

No, the MC74AC02DTR2 uses standard CMOS input thresholds (VIH ≥ 2.1 V at 3.0 V, VIL ≤ 0.9 V), not TTL-compatible thresholds. For true TTL input compatibility (VIH = 2.0 V, VIL = 0.8 V at 5 V), the pin-compatible MC74ACT02DTR2 variant should be used instead. The MC74AC02DTR2 remains compatible with TTL outputs due to its wide input voltage range and high noise immunity.

What is the thermal resistance (θJA) of MC74AC02DTR2 in its TSSOP-14 package?

The MC74AC02DTR2 in TSSOP-14 (Case 948G) has a junction-to-ambient thermal resistance (θJA) of 150°C/W, measured per JESD51-7 in still air. This value assumes standard JEDEC 2-layer board layout; actual thermal performance improves significantly with copper pour and thermal vias. At 24 mA output current and 5.0 V supply, power dissipation remains below 833 mW - well within safe limits at 85°C ambient.

Can MC74AC02DTR2 be used as an inverter?

Yes, each NOR gate in the MC74AC02DTR2 can be configured as an inverter by tying one input high (to VCC) - resulting in Y = NOT(A). This configuration is electrically identical to a dedicated inverter, with matching VOH/VOL, propagation delay, and drive strength. All four gates support independent inverter use, enabling compact replacement of quad inverter ICs in space-constrained layouts.

Is MC74AC02DTR2 compliant with RoHS and REACH regulations?

Yes, the MC74AC02DTR2 is Pb-free and RoHS-compliant, indicated by the "G" suffix in its ordering code and confirmed in the onsemi datasheet. It meets EU RoHS Directive 2011/65/EU and REACH SVHC requirements, with full material declarations available via onsemi's Product Change Notification (PCN) portal. No exemptions apply - all homogeneous materials contain lead below 0.1 wt%.

MC74AC02DTR2 Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 74AC

Package/Case:: 14-TSSOP (0.173", 4.40mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Logic Type:: NOR Gate

Number of Circuits:: 4

Number of Inputs:: 2

Features:: -

Voltage - Supply:: 2V ~ 6V

Current - Quiescent (Max):: 4 µA

Current - Output High, Low:: 24mA, 24mA

Input Logic Level - Low:: 0.9V ~ 1.65V

Input Logic Level - High:: 2.1V ~ 3.85V

Max Propagation Delay @ V, Max CL:: 6.5ns @ 5V, 50pF

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 14-TSSOP

MC74AC02DTR2 FAQ

1.How can I place an order for MC74AC02DTR2 through Aetrix?

Please submit a Request for Quotation (RFQ) for MC74AC02DTR2 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for MC74AC02DTR2 reliable?

The price and inventory of MC74AC02DTR2 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC74AC02DTR2 is usually 5 days.

3.What payment methods are accepted for MC74AC02DTR2?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC74AC02DTR2 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for MC74AC02DTR2?

MC74AC02DTR2 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your MC74AC02DTR2 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for MC74AC02DTR2?

For technical support, including MC74AC02DTR2 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC74AC02DTR2 requirements.

6.How does Aetrix verify that MC74AC02DTR2 is sourced from the original manufacturer or authorized distributors?

All MC74AC02DTR2 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC74AC02DTR2 meets industry standards.

7.What is the process for return or replacement of MC74AC02DTR2?

All MC74AC02DTR2 units undergo pre-shipment inspection (PSI). If there is an issue with MC74AC02DTR2, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The MC74AC02DTR2 part is unused and in its original packaging.

Return procedure for MC74AC02DTR2:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…