Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi MC74AC10D

Name: MC74AC10D
Brand: onsemi
SKU: MC74AC10D
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: MC74AC10D

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: 14-SOIC (0.154", 3.90mm Width)

Datasheet:: MC74AC10D.pdf

Description:: IC GATE NAND 3CH 3-INP 14SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,199

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

MC74AC10D from onsemi is a triple 3-input NAND gate in high-performance silicon-gate CMOS technology, operating across 2.0–6.0 V supply range, delivering ±24 mA output drive, with propagation delays as low as 4.0 ns (tPHL/tPLH at VCC = 5.0 V, CL = 50 pF), and used in digital logic interfacing, address decoding, and control signal conditioning in industrial and embedded systems.

For engineers reviewing the MC74AC10D datasheet, pinout, applications, or equivalent options, this page delivers verified electrical specs, SOIC-14 package details, functional role in combinational logic networks, and validated alternative options for design continuity and sourcing flexibility.

Technical Context

The MC74AC10D implements three independent 3-input NAND gates using advanced CMOS process, ensuring rail-to-rail input voltage tolerance (VI = 0 to VCC) and TTL-compatible noise margins under 5 V operation. It supports full 5 V logic swing with VOH ≥ 4.4 V and VOL ≤ 0.44 V at IOL = 24 mA.

Its AC performance is characterized at CL = 50 pF, with guaranteed tPLH/tPHL ≤ 8.0 ns over −40°C to +85°C ambient, and DC input thresholds VIH ≥ 2.1 V / VIL ≤ 0.9 V at VCC = 3.0 V - confirming robust noise immunity in mixed-voltage digital systems.

Key Specifications

Parameter	Value and Actual Design Meaning
Logic Function	Three independent 3-input NAND gates - enables compact implementation of sum-of-products logic and enable/disable control trees.
Supply Voltage Range	2.0 V to 6.0 V - supports interoperability with 3.3 V and 5 V logic families without level shifters.
Output Drive	±24 mA - sufficient to directly drive multiple 74AC/ACT inputs or small capacitive loads (< 50 pF) without buffering.
Propagation Delay	≤ 8.0 ns (max, TA = −40°C to +85°C, VCC = 5.0 V, CL = 50 pF) - ensures timing predictability in synchronous control paths.
Input Thresholds	VIH ≥ 2.1 V, VIL ≤ 0.9 V at VCC = 3.0 V - provides >1.2 V noise margin for reliable switching in noisy environments.
ESD Rating	>2000 V HBM - meets industrial-grade ESD robustness requirements for board-level handling and operation.
Quiescent ICC	≤ 40 µA - enables low-static-power operation in battery-backed or always-on logic monitoring circuits.

Pinout & Package

MC74AC10D is packaged in a Pb-free SOIC-14 (Case 751A) with 1.27 mm pitch, 8.55–8.75 mm body width, and 1.35–1.75 mm height - compatible with standard reflow profiles and automated assembly.

Pin/Terminal	Circuit Role	Design Meaning
1, 2, 13	Input A, B, C of Gate 1	Three logic inputs to first NAND gate - all referenced to GND/VCC; no internal pull-ups or Schmitt triggers.
3	Output Y1	Inverted AND of pins 1, 2, 13 - active-low output capable of sinking 24 mA or sourcing −24 mA.
4, 5, 6	Input A, B, C of Gate 2	Three logic inputs to second NAND gate - electrically isolated from Gate 1; identical DC/AC specs.
8	Output Y2	Inverted AND of pins 4, 5, 6 - shares same VCC/GND rails but independent signal path.
9, 10, 11	Input A, B, C of Gate 3	Three logic inputs to third NAND gate - fully decoupled; allows concurrent 3-input logic evaluation.
12	Output Y3	Inverted AND of pins 9, 10, 11 - completes triple-gate functionality in single 14-pin footprint.
7	GND	Digital ground reference - must be low-impedance connection to minimize switching noise coupling.
14	VCC	Positive supply rail - bypassing with 0.1 µF ceramic capacitor near pin is required for stable AC performance.

Key Features

Feature	Design Value
High-speed CMOS architecture	Delivers 4.5 ns typical propagation delay at 5 V - reduces combinatorial logic latency in real-time control loops.
Pb-free SOIC-14 packaging	Complies with RoHS Directive 2011/65/EU - eliminates lead contamination risk in manufacturing and end-of-life recycling.
Rail-to-rail input voltage range	Accepts VI = 0 V to VCC - simplifies interface with analog comparators, microcontroller GPIO, and mixed-signal sensors.
Low dynamic power consumption	CPD = 25 pF - minimizes switching current (ICC ∝ CPD × f × V²) in high-frequency clock distribution or strobe generation.
Industrial temperature range	−40°C to +85°C operation - ensures reliability in factory automation, motor drives, and outdoor telemetry hardware.

Applications

Industrial PLC I/O Expansion	Microcontroller Address Decoding
Use Scenario: Expanding discrete input/output capability in programmable logic controllers using parallel bus interfaces. IC Role / Device Role / Timing Role: NAND gate implementing active-low chip select decoding for peripheral ICs (e.g., ADCs, DACs, GPIO expanders). Use Value: Enables 3-input address validation before enabling downstream devices - reducing false triggering and bus contention in noisy factory environments.	Use Scenario: Generating memory-mapped peripheral enable signals from upper address bits in 8-bit microcontroller systems. IC Role / Device Role / Timing Role: Combinational logic element converting A13–A15 address lines into chip-select strobes for UART, SPI, or timer peripherals. Use Value: Provides deterministic 8.0 ns max propagation delay - preserving setup/hold timing margins for synchronous peripheral access at 12 MHz system clocks.
Power Sequencing Control	Legacy Bus Interface Logic
Use Scenario: Coordinating startup order of multiple voltage rails (e.g., 1.8 V core, 3.3 V I/O, 5 V analog) in FPGA-based systems. IC Role / Device Role / Timing Role: Enabling delayed enable signals via NAND-based gating of reset and power-good signals. Use Value: Leverages ±24 mA drive strength to directly control MOSFET gate drivers or optocoupler LEDs - eliminating external buffer stages.	Use Scenario: Adapting legacy 5 V TTL bus protocols (e.g., ISA, PC/104) to modern low-voltage controllers. IC Role / Device Role / Timing Role: Level-shifting and signal inversion for control lines such as IOR#, IOW#, MEMR#, and MEMW#. Use Value: Maintains <1.2 V input noise margin at 5 V operation - ensuring robust operation amid EMI from motors, relays, and switching PSUs.

Industrial PLC I/O Expansion

Microcontroller Address Decoding

Use Scenario: Expanding discrete input/output capability in programmable logic controllers using parallel bus interfaces.

IC Role / Device Role / Timing Role: NAND gate implementing active-low chip select decoding for peripheral ICs (e.g., ADCs, DACs, GPIO expanders).

Use Value: Enables 3-input address validation before enabling downstream devices - reducing false triggering and bus contention in noisy factory environments.

Use Scenario: Generating memory-mapped peripheral enable signals from upper address bits in 8-bit microcontroller systems.

IC Role / Device Role / Timing Role: Combinational logic element converting A13–A15 address lines into chip-select strobes for UART, SPI, or timer peripherals.

Use Value: Provides deterministic 8.0 ns max propagation delay - preserving setup/hold timing margins for synchronous peripheral access at 12 MHz system clocks.

Power Sequencing Control

Legacy Bus Interface Logic

Use Scenario: Coordinating startup order of multiple voltage rails (e.g., 1.8 V core, 3.3 V I/O, 5 V analog) in FPGA-based systems.

IC Role / Device Role / Timing Role: Enabling delayed enable signals via NAND-based gating of reset and power-good signals.

Use Value: Leverages ±24 mA drive strength to directly control MOSFET gate drivers or optocoupler LEDs - eliminating external buffer stages.

Use Scenario: Adapting legacy 5 V TTL bus protocols (e.g., ISA, PC/104) to modern low-voltage controllers.

IC Role / Device Role / Timing Role: Level-shifting and signal inversion for control lines such as IOR#, IOW#, MEMR#, and MEMW#.

Use Value: Maintains <1.2 V input noise margin at 5 V operation - ensuring robust operation amid EMI from motors, relays, and switching PSUs.

Equivalent & Alternatives

The following parts are listed as comparable options for similar triple 3-input NAND gate applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74AC10N	Same logic function and SOIC-14 package; TI version has slightly higher ICC (max 100 µA vs. 40 µA) and lower ESD rating (1500 V HBM).	Valid for drop-in replacement where quiescent current <40 µA is not critical and board-level ESD protection is already implemented.	Select SN74AC10N only if TI's supply chain alignment or existing BOM reuse outweighs onsemi's lower ICC and higher HBM rating.
74VHC10M	Higher VCC max (7 V), faster tPLH/tPHL (3.5 ns typ), but lower output drive (±8 mA) and narrower VIH/VIL thresholds at 3.3 V.	Suitable for high-speed, low-capacitance routing (e.g., FPGA mezzanine cards), but unsuitable for driving 24 mA loads or mixed 3.3/5 V interfaces.	Choose 74VHC10M when speed >8 ns is mandatory and load is purely capacitive or CMOS-input; avoid for TTL-compatible or high-current interfaces.

Compared with SN74AC10N and 74VHC10M, MC74AC10D uniquely balances 24 mA drive, 8 ns max delay, 40 µA ICC, and >2000 V HBM in a single SOIC-14 device - making it optimal for industrial control nodes requiring both robustness and timing fidelity.

Availability

MC74AC10D is available at Aetrix Electronics and suitable for industrial PLCs, microcontroller-based instrumentation, power sequencing subsystems, and legacy bus interface modules requiring stable component supply across extended product lifecycles.

Supply support for MC74AC10D includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power management, analog, logic, and sensor solutions for automotive, industrial, and cloud infrastructure markets.

The MC74AC10D belongs to the 74AC logic family - designed specifically for high-speed, low-power, industrial-grade digital interfacing where reliability across temperature extremes and supply variations is essential.

FAQ

What is the maximum operating supply voltage for MC74AC10D?

The MC74AC10D supports a DC supply voltage (VCC) range of 2.0 V to 6.0 V, with absolute maximum rating at +6.5 V. Operation above 6.0 V is outside recommended conditions and may compromise long-term reliability or parametric performance - always limit VCC to ≤6.0 V in final designs. The MC74AC10D data sheet specifies guaranteed operation up to 6.0 V across −40°C to +85°C ambient.

Does MC74AC10D support 3.3 V logic systems?

Yes, MC74AC10D is fully compatible with 3.3 V logic systems: it guarantees VIH ≥ 2.1 V and VIL ≤ 0.9 V at VCC = 3.0 V, providing >1.2 V noise margin. Its output VOH ≥ 2.9 V and VOL ≤ 0.44 V at IOL = 12 mA meet 3.3 V LVTTL and LVCMOS interface requirements. The MC74AC10D maintains full AC performance (tPLH/tPHL ≤ 10.5 ns) at 3.3 V operation.

Is MC74AC10D pin-compatible with MC74ACT10D?

No, MC74AC10D and MC74ACT10D are not pin-compatible in functional terms: although both use SOIC-14 packaging and share identical pinouts, their input thresholds differ significantly - MC74ACT10D has TTL-compatible VIH/VIL (2.0 V/0.8 V at 5 V), while MC74AC10D uses CMOS thresholds (3.15 V/1.35 V at 4.5 V). Swapping them may cause logic misreads; verify input compatibility before substitution. The MC74AC10D datasheet explicitly separates AC and ACT families in all timing and DC tables.

What is the thermal resistance (θJA) of MC74AC10D in SOIC-14 package?

The MC74AC10D in SOIC-14 (Case 751A) has a junction-to-ambient thermal resistance (θJA) of 116°C/W, measured per JESD51-7 in still air. This value assumes standard PCB layout with minimal copper pour; adding thermal vias and 1-in² copper area can reduce effective θJA by ~20–30%. The MC74AC10D maximum junction temperature is 150°C, so at 50 mW dissipation, temperature rise is ~5.8°C above ambient - well within safe operating limits.

Can MC74AC10D drive multiple 74AC inputs directly?

Yes, MC74AC10D can drive up to 10 standard 74AC inputs directly: each 74AC input draws ≤ ±1 µA leakage, and MC74AC10D outputs source/sink ±24 mA. With typical fanout calculation (24 mA ÷ 1 µA = 24,000), drive capability is limited by capacitive loading (CL ≤ 50 pF per data sheet test condition), not DC current. For reliable high-speed operation, keep total net capacitance ≤50 pF - typically achievable with ≤10 loads on short traces. The MC74AC10D AC characteristics are validated at CL = 50 pF.

MC74AC10D Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 74AC

Package/Case:: 14-SOIC (0.154", 3.90mm Width)

Packaging:: Tube

Product Status:: Obsolete

Logic Type:: NAND Gate

Number of Circuits:: 3

Number of Inputs:: 3

Features:: -

Voltage - Supply:: 2V ~ 6V

Current - Quiescent (Max):: 4 µA

Current - Output High, Low:: 24mA, 24mA

Input Logic Level - Low:: 0.9V ~ 1.65V

Input Logic Level - High:: 2.1V ~ 3.85V

Max Propagation Delay @ V, Max CL:: 7ns @ 5V, 50pF

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 14-SOIC

MC74AC10D FAQ

1.How can I place an order for MC74AC10D through Aetrix?

Please submit a Request for Quotation (RFQ) for MC74AC10D on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for MC74AC10D reliable?

The price and inventory of MC74AC10D are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC74AC10D is usually 5 days.

3.What payment methods are accepted for MC74AC10D?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC74AC10D transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for MC74AC10D?

MC74AC10D orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your MC74AC10D order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for MC74AC10D?

For technical support, including MC74AC10D datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC74AC10D requirements.

6.How does Aetrix verify that MC74AC10D is sourced from the original manufacturer or authorized distributors?

All MC74AC10D products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC74AC10D meets industry standards.

7.What is the process for return or replacement of MC74AC10D?

All MC74AC10D units undergo pre-shipment inspection (PSI). If there is an issue with MC74AC10D, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The MC74AC10D part is unused and in its original packaging.

Return procedure for MC74AC10D:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…