onsemi MC74AC10M
- Part No.:
- MC74AC10M
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- -
- Datasheet:
-
MC74AC10M.pdf
- Description:
- IC GATE NAND
- Quantity:
- Payment:

- Shipping:

Inventory:9,600
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MC74AC10M from onsemi is a triple 3-input NAND gate logic IC in SOEIAJ-14 (JEDEC MS-012) package, operating at 2.0–6.0 V supply, delivering ±24 mA output drive, with propagation delays as low as 4.0 ns (tPHL/tPLH @ VCC = 5.0 V, CL = 50 pF), and used in digital control, address decoding, and bus interface circuits.
For engineers reviewing the MC74AC10M datasheet, pinout, applications, or equivalent options, this page delivers verified electrical specs, real-world timing behavior, package mechanical data, functional alternatives, and supply-chain readiness for industrial and embedded logic design.
Technical Context
The MC74AC10M implements three independent 3-input NAND gates in a single monolithic CMOS device, compatible with both AC and ACT logic families. Its TTL-compatible input thresholds are not supported - only the MC74ACT10 variant has that feature; MC74AC10M uses standard CMOS input levels (VIH = 2.1 V min @ VCC = 3.0 V).
It operates across −40 °C to +85 °C ambient, supports 50 pF capacitive loads, and exhibits rail-to-rail output swing (VOH ≥ 2.9 V @ VCC = 3.0 V, IOH = −24 mA; VOL ≤ 0.1 V @ IOL = 24 mA). Input leakage remains ≤ ±1.0 μA over temperature and voltage range.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Function | Triple 3-input NAND gate - enables compact implementation of combinational logic without external gating. |
| Supply Voltage Range | 2.0 V to 6.0 V - supports mixed-voltage system interfacing and battery-powered operation down to 2 V. |
| Output Drive | ±24 mA per output - sufficient to directly drive LEDs, small MOSFET gates, or multiple 74-series inputs. |
| Propagation Delay | 4.0 ns typical (tPHL/tPLH @ VCC = 5.0 V, CL = 50 pF) - enables reliable operation in sub-100 MHz synchronous logic paths. |
| Input Thresholds | VIH = 2.1 V min @ VCC = 3.0 V; VIL = 0.9 V max - ensures noise margins > 0.6 V under nominal conditions. |
| Quiescent ICC | ≤ 40 μA @ VCC = 5.5 V - enables low-static-power operation in always-on control subsystems. |
| Operating Temperature | −40 °C to +85 °C - qualified for industrial-grade deployment without derating. |
Pinout & Package
MC74AC10M is housed in a 14-lead SOEIAJ (JEDEC MS-012) surface-mount package (Case 965), 9.90 mm × 5.10 mm footprint, 1.27 mm pitch, 1.42 mm max height, lead-free compliant (G suffix option available).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 13 | Input A, B, C of Gate 1 | Three logic inputs to first NAND gate; CMOS-compatible, high-impedance (>1012 Ω). |
| 3 | Output Y1 | Inverted AND of pins 1, 2, 13 - active-low logic output with full rail swing. |
| 4, 5, 6 | Input A, B, C of Gate 2 | Three logic inputs to second NAND gate; electrically isolated from other gates. |
| 8 | Output Y2 | Inverted AND of pins 4, 5, 6 - independently buffered, no crosstalk coupling. |
| 9, 10, 11 | Input A, B, C of Gate 3 | Three logic inputs to third NAND gate; identical DC/AC characteristics to Gates 1 and 2. |
| 12 | Output Y3 | Inverted AND of pins 9, 10, 11 - fully specified for 24 mA sink/source into 50 pF load. |
| 7 | GND | Ground reference for all inputs, outputs, and internal circuitry - must be low-impedance. |
| 14 | VCC | Positive supply rail - bypassing with 0.1 μF ceramic capacitor near pin is mandatory for stable AC performance. |
Key Features
| Feature | Design Value |
|---|---|
| High-speed CMOS | 4.0 ns typical propagation delay @ 5 V - outperforms 74LS series while consuming <1% of its power. |
| Rail-to-rail output swing | VOH ≥ 4.4 V / VOL ≤ 0.1 V @ VCC = 4.5 V - eliminates level-shifting needs in 5 V systems. |
| Wide supply range | Operates from 2.0 V to 6.0 V - supports direct interface with 3.3 V microcontrollers and legacy 5 V peripherals. |
| Low input leakage | ≤ ±1.0 μA over full temp/voltage range - preserves signal integrity in high-impedance sensor interface nodes. |
| Pb-free packaging | SOEIAJ-14 (Case 965) available with G suffix - compliant with RoHS Directive 2011/65/EU and JEDEC J-STD-020. |
Applications
| Industrial Control Logic | Microcontroller Peripheral Interface |
|---|---|
|
Use Scenario: Decoding 3-bit address lines to enable discrete I/O expansion chips in PLC backplanes. IC Role / Device Role / Timing Role: NAND-based address decoder generating chip-select signals with sub-5 ns setup margin. Use Value: Eliminates need for discrete resistor-transistor logic, reducing board area by 60% and improving timing predictability. |
Use Scenario: Generating active-low reset synchronization pulses when multiple status flags go high simultaneously. IC Role / Device Role / Timing Role: Combinatorial logic element converting parallel flag states into a deterministic reset strobe. Use Value: Provides glitch-free reset assertion with guaranteed 4 ns propagation matching across all three gates. |
| Power Sequencing Control | Digital Bus Arbitration |
|
Use Scenario: Enabling DC-DC converter enable lines only after primary and auxiliary rails reach regulation. IC Role / Device Role / Timing Role: Three-input NAND acting as AND-NOT gate for multi-rail power-good validation. Use Value: Ensures safe sequencing with no external pull-ups or timing components required. |
Use Scenario: Resolving bus contention between two masters by detecting simultaneous request assertion. IC Role / Device Role / Timing Role: Logic gate evaluating BUS_REQ_A, BUS_REQ_B, and CLK_EDGE to generate priority grant. Use Value: Delivers deterministic arbitration decision within one clock cycle due to <5 ns worst-case delay variation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar triple 3-input NAND gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74AC10DR | Same AC logic family, SOIC-14 package (Case 751A), 55-unit rail shipping; identical AC/DC specs except slightly higher ICC (max 50 μA vs 40 μA). | Requires PCB layout change (SOIC-14 vs SOEIAJ-14); same pinout but 1.27 mm pitch matches, body width differs (3.9 mm vs 5.1 mm). | Preferred when existing SOIC footprint is fixed and Pb-free not mandated; otherwise MC74AC10M offers smaller footprint. |
| 74LVC10PW | Lower VCC range (1.65–5.5 V), higher speed (tPD = 3.2 ns typ @ 3.3 V), but only 24 mA drive at 3.3 V; not rated for 6 V operation. | Not suitable for 5 V legacy systems or mixed 3.3/5 V interfaces; requires level translation if interfacing with 5 V controllers. | Select when designing new 3.3 V-only systems demanding lowest propagation delay; avoid for 5 V or dual-supply use. |
Compared with SN74AC10DR and 74LVC10PW, MC74AC10M provides the widest supply range (2–6 V), maintains full 24 mA drive across that range, and fits the most compact SOEIAJ footprint - making it optimal for space-constrained industrial controllers needing 5 V compatibility and long-term component availability.
Availability
MC74AC10M is available at Aetrix Electronics and suitable for industrial control logic, microcontroller peripheral interface, power sequencing control, and digital bus arbitration requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for MC74AC10M includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient innovation for automotive, industrial, cloud, medical, and IoT applications.
The MC74AC10M belongs to the 74AC logic family - designed for high-speed, low-power digital control in industrial automation, instrumentation, and embedded systems where reliability across wide voltage and temperature ranges is critical.
FAQ
What logic family does MC74AC10M belong to, and how does it differ from MC74ACT10?
MC74AC10M belongs to the 74AC (Advanced CMOS) logic family, characterized by CMOS input thresholds and high-speed operation. Unlike MC74ACT10, which features TTL-compatible inputs (VIH = 2.0 V min @ VCC = 4.5 V), MC74AC10M uses standard CMOS thresholds (VIH = 2.1 V min @ VCC = 3.0 V). This makes MC74AC10M unsuitable for direct interfacing with legacy TTL outputs without level shifting, whereas MC74ACT10 can accept TTL logic levels directly. Both share identical pinout and package options including MC74AC10M.
What is the maximum recommended capacitive load for MC74AC10M outputs?
The MC74AC10M is characterized and guaranteed for operation with up to 50 pF total load capacitance per output, as confirmed in the AC Characteristics table (CL = 50 pF test condition). Driving loads exceeding 50 pF will increase propagation delay nonlinearly and may cause waveform degradation or timing violations. For heavier loads, external buffer stages or series termination should be used. The MC74AC10M datasheet specifies no derating beyond this value, and all timing parameters assume CL = 50 pF.
Does MC74AC10M support 3.3 V operation, and what are its key DC parameters at that voltage?
Yes, MC74AC10M fully supports 3.3 V operation within its 2.0–6.0 V supply range. At VCC = 3.3 V, VIH is guaranteed ≥ 1.9 V (min), VIL ≤ 1.1 V (max), VOH ≥ 3.1 V (min at IOH = −24 mA), and VOL ≤ 0.35 V (max at IOL = 24 mA). Propagation delay increases to ~6.5 ns typical (vs 4.0 ns at 5 V), and ICC remains ≤ 40 μA. These values are extracted from the 74AC DC/AC tables in the official MC74AC10/D datasheet, confirming MC74AC10M's robustness in mixed-voltage 3.3 V systems.
Is MC74AC10M pin-compatible with other 74-series triple 3-input NAND packages like PDIP-14 or TSSOP-14?
MC74AC10M (SOEIAJ-14) shares identical pin numbering and logic function mapping with all standard 14-pin 74xx10 variants, including PDIP-14 (MC74AC10N), SOIC-14 (MC74AC10D), and TSSOP-14 (MC74ACT10DTR2). Pin 1–3 = Gate 1 inputs/outputs, Pin 4–6/8 = Gate 2, Pin 9–12 = Gate 3, Pin 7 = GND, Pin 14 = VCC. However, physical package dimensions differ: SOEIAJ-14 has 5.10 mm width vs SOIC-14's 3.90 mm, so PCB footprints are not interchangeable without layout revision. The MC74AC10M pinout itself is fully standardized.
What thermal considerations apply to MC74AC10M in continuous operation?
MC74AC10M has a maximum junction temperature (TJ) rating of 140 °C and operates over −40 °C to +85 °C ambient. Its thermal resistance θJA for SOEIAJ-14 is approximately 120 °C/W (typical, per onsemi package modeling). With max ICC = 40 μA and worst-case dynamic power (CPD = 25 pF), total power dissipation stays below 5 mW at 5 MHz toggle rate - resulting in negligible self-heating (<0.6 °C rise). No heatsinking is required; standard 2-layer PCB copper pour under the exposed pad (if present) is sufficient. The MC74AC10M datasheet confirms no thermal derating needed below 85 °C ambient.
MC74AC10M Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- *
- Package/Case:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- Logic Type:
- -
- Number of Circuits:
- -
- Number of Inputs:
- -
- Features:
- -
- Voltage - Supply:
- -
- Current - Quiescent (Max):
- -
- Current - Output High, Low:
- -
- Input Logic Level - Low:
- -
- Input Logic Level - High:
- -
- Max Propagation Delay @ V, Max CL:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
MC74AC10M FAQ
1.How can I place an order for MC74AC10M through Aetrix?
Please submit a Request for Quotation (RFQ) for MC74AC10M on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MC74AC10M reliable?
The price and inventory of MC74AC10M are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC74AC10M is usually 5 days.
3.What payment methods are accepted for MC74AC10M?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC74AC10M transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MC74AC10M?
MC74AC10M orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MC74AC10M order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MC74AC10M?
For technical support, including MC74AC10M datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC74AC10M requirements.
6.How does Aetrix verify that MC74AC10M is sourced from the original manufacturer or authorized distributors?
All MC74AC10M products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC74AC10M meets industry standards.
7.What is the process for return or replacement of MC74AC10M?
All MC74AC10M units undergo pre-shipment inspection (PSI). If there is an issue with MC74AC10M, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MC74AC10M part is unused and in its original packaging.
Return procedure for MC74AC10M:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MC74AC10M Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

