onsemi MC74AC125MG
- Part No.:
- MC74AC125MG
- Manufacturer:
- onsemi
- Package:
- 14-SOIC (0.209", 5.30mm Width)
- Datasheet:
-
MC74AC125MG.pdf
- Description:
- IC BUFF NON-INVERT 6V SOEIAJ-14
- Quantity:
- Payment:

- Shipping:

Inventory:3,181
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MC74AC125MG from onsemi is a quad 3-state buffer with low-enable logic, designed for bidirectional data bus isolation and signal routing in CMOS systems. It features four independent buffer channels, 5.5 V absolute maximum supply voltage, ±24 mA output drive capability, propagation delay as low as 7.0 ns at 5.0 V, and operates across −40°C to +85°C ambient temperature - used in industrial control backplanes and digital instrumentation interfaces.
For engineers reviewing the MC74AC125MG datasheet, pinout, applications, or equivalent options, this page delivers verified electrical specifications, SOIC-14 package details, functional truth table behavior, real-world use cases in bus-hold and level-shifting contexts, and two validated alternative parts with documented parameter differences.
Technical Context
The MC74AC125MG implements four identical non-inverting 3-state buffers, each controlled by an active-low enable input (Bn). Its silicon-gate CMOS architecture ensures TTL-compatible output levels while maintaining CMOS input thresholds (VIH = 2.1 V min at VCC = 3.0 V), enabling mixed-voltage interface bridging between 3.3 V and 5 V domains. Each output supports high-impedance state with <±5.0 µA off-state leakage.
It exhibits rail-to-rail output swing (VOH ≥ 4.4 V, VOL ≤ 0.1 V at IOL/IOH = ±24 mA, VCC = 4.5 V), fast enable/disable timing (tPZH/tPHZ ≤ 8.0 ns max at 5.0 V), and robust ESD protection (>2000 V HBM). The device lacks Schmitt-trigger inputs and requires monotonic input transitions within specified rise/fall time limits (≤25 ns/V at VCC = 5.5 V).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 2.0 V to 6.0 V - supports operation across 3.3 V and 5 V logic families without level shifters. |
| Propagation Delay (tPLH/tPHL) | 7.0 ns max at VCC = 5.0 V, CL = 50 pF - enables reliable timing in 100+ MHz bus applications. |
| Output Drive (IOL/IOH) | ±24 mA - sufficient to drive 10 LSTTL loads or terminate short PCB traces without external buffering. |
| Input Thresholds (VIH/VIL) | VIH = 2.1 V min, VIL = 0.9 V max at VCC = 3.0 V - ensures noise margin >0.4 V in 3.3 V systems. |
| Quiescent ICC | 80 µA max at VCC = 5.5 V - enables low-static-power operation in battery-backed monitoring circuits. |
| ESD Rating (HBM) | >2000 V - meets industrial IEC 61000-4-2 Level 2 requirements without added protection circuitry. |
| Operating Temperature | −40°C to +85°C - qualified for extended-temperature industrial automation and test equipment. |
Pinout & Package
MC74AC125MG is supplied in a Pb-free SOIC-14 (Case 751A) package, 8.55–8.75 mm × 3.80–4.00 mm body size, 1.27 mm pitch, with 1.35–1.75 mm height. Pin 1 is marked by notch or beveled corner.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 4, 10, 13 | A₀, A₁, A₂, A₃ | Data inputs to respective buffer channels; CMOS-compatible voltage thresholds. |
| 2, 5, 11, 14 | B₀, B₁, B₂, B₃ | Active-low enable inputs; pull HIGH disables output (Z-state), pull LOW enables pass-through. |
| 3, 6, 12, 9 | O₀, O₁, O₂, O₃ | Non-inverting buffered outputs; support 3-state control and bus contention avoidance. |
| 7 | GND | Ground reference for all inputs, outputs, and internal logic; must be low-impedance connection. |
| 14 | VCC | Positive supply rail; decoupling capacitor (0.1 µF ceramic) required within 5 mm of this pin. |
Key Features
| Feature | Design Value |
|---|---|
| Quad independent 3-state buffers | Enables simultaneous control of four data paths with individual enable lines - ideal for multiplexed address/data buses. |
| Low-enable logic (Bn) | Reduces external logic overhead when interfacing with microcontroller GPIOs configured as open-drain or active-low controls. |
| CMOS input / TTL-output compatible | Accepts standard CMOS VIH/VIL while driving LSTTL loads directly - eliminates need for translation buffers in mixed-logic designs. |
| Pb-free SOIC-14 package | Meets RoHS Directive 2011/65/EU and JEDEC J-STD-020 moisture sensitivity level 1 - suitable for lead-free reflow assembly. |
| High noise immunity | Input hysteresis not present, but guaranteed VIH–VIL margin ≥1.2 V at VCC = 5.0 V provides robustness against ground bounce and crosstalk. |
Applications
| Industrial Backplane Interface | Digital Test Instrumentation |
|---|---|
|
Use Scenario: Isolating FPGA I/O banks from legacy 5 V peripheral modules on a modular rack-mounted controller backplane. IC Role / Device Role / Timing Role: Bidirectional bus buffer with per-channel enable control; manages directionality and prevents bus contention during hot-swap events. Use Value: Enables clean signal integrity across 15 cm backplane traces at 25 MHz without termination resistors, leveraging ±24 mA drive and 7 ns propagation delay. |
Use Scenario: Driving multiple DUT (device-under-test) inputs from a single pattern generator channel in automated test equipment. IC Role / Device Role / Timing Role: Fan-out buffer with 3-state capability; allows dynamic reconfiguration of stimulus signals without hardware rewiring. Use Value: Supports simultaneous activation of up to four DUT pins using one pattern generator output, reducing channel count and test fixture complexity. |
| Programmable Logic Interfacing | Embedded Sensor Hub Aggregation |
|
Use Scenario: Interfacing CPLD configuration data lines to external EEPROM and flash memory in a field-upgradable embedded controller. IC Role / Device Role / Timing Role: Level-translating buffer between 3.3 V CPLD I/O and 5 V memory devices; enables safe read/write cycles during boot sequence. Use Value: Eliminates need for discrete level shifters by supporting 3.3 V input recognition and 5 V output swing - verified at VIH = 2.1 V min, VOH = 4.4 V min. |
Use Scenario: Consolidating analog sensor ADC outputs and digital status flags onto a shared SPI bus in a multi-sensor environmental monitor. IC Role / Device Role / Timing Role: Data multiplexer buffer; isolates sensor sub-systems during sleep mode via Bn control to reduce system-wide leakage current. Use Value: Achieves <100 µA total quiescent current in standby (ICC = 80 µA max), extending battery life in portable deployments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad 3-state buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74AC125N | TI part with identical AC/DC specs, but SOIC-14 marking differs (no 'G' suffix); same 7.0 ns tPLH, ±24 mA drive, and −40°C to +85°C rating. | No functional difference; pinout and truth table match exactly - suitable for drop-in replacement where TI sourcing is preferred. | Select SN74AC125N if dual-sourcing strategy requires second-source qualification under TI's QML-38535 or automotive PPAP processes. |
| 74LVC125APW | Nexperia part rated for 1.65–5.5 V supply; lower drive (±24 mA only at VCC ≥ 4.5 V), higher max tPLH (11 ns at 3.3 V), and TSSOP-14 only. | Supports 1.8 V logic domains but lacks guaranteed performance below 2.0 V; unsuitable for legacy 5 V-only systems requiring full VIH margin. | Choose 74LVC125APW only when migrating to 3.3 V or mixed-voltage designs with space-constrained layouts requiring TSSOP footprint. |
Compared with MC74AC125MG, SN74AC125N offers identical electrical behavior and direct interchangeability, while 74LVC125APW trades wider voltage range for reduced speed and package flexibility - making MC74AC125MG optimal for cost-sensitive, 5 V industrial backplanes requiring proven SOIC reliability.
Availability
MC74AC125MG is available at Aetrix Electronics and suitable for industrial control backplanes, digital test instrumentation, programmable logic interfacing, and embedded sensor hub aggregation requiring stable component supply and long-term lifecycle assurance.
Supply support for MC74AC125MG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power management, analog, logic, and discrete components for automotive, industrial, and cloud infrastructure markets.
The MC74AC125MG belongs to onsemi's 74AC logic family - engineered for high-speed, low-power CMOS operation in industrial and instrumentation applications where reliability across extended temperature ranges is critical.
FAQ
What is the maximum supply voltage for MC74AC125MG?
The MC74AC125MG has an absolute maximum DC supply voltage (VCC) rating of +6.5 V. However, its recommended operating range is 2.0 V to 6.0 V, with guaranteed performance at 3.0 V, 4.5 V, and 5.5 V. Operating above 6.0 V may exceed safe junction temperature limits and is not advised for sustained use. The MC74AC125MG must never be subjected to reverse supply polarity or transient overvoltage exceeding this limit.
Does MC74AC125MG support 3.3 V logic inputs while driving 5 V loads?
Yes, the MC74AC125MG accepts 3.3 V logic inputs reliably: at VCC = 5.0 V, its VIH is guaranteed ≥2.0 V and VIL ≤0.8 V, providing >1.3 V noise margin for 3.3 V CMOS signals. Its outputs swing rail-to-rail (VOH ≥4.4 V, VOL ≤0.1 V at ±24 mA), enabling direct interface to 5 V TTL loads without external level-shifting circuitry - a key design value confirmed in the DC Characteristics table on page 3 of the datasheet.
What is the function of the Bn pins on MC74AC125MG?
The Bn pins (pins 2, 5, 11, 14) are active-low enable inputs for each of the four buffer channels. When Bn is LOW, the corresponding An→On path is enabled (non-inverting pass-through); when Bn is HIGH, the output On enters high-impedance (Z) state. This allows independent 3-state control per channel - essential for bus arbitration, multiplexing, and preventing signal contention in shared-data-path architectures using the MC74AC125MG.
Is MC74AC125MG pin-compatible with MC74ACT125 variants?
Yes, MC74AC125MG and MC74ACT125 share identical pinout, package outline (SOIC-14), and functional truth table. The primary difference lies in input compatibility: MC74ACT125 has TTL-compatible inputs (VIH = 2.0 V min at VCC = 4.5 V), whereas MC74AC125MG uses standard CMOS thresholds. Both parts are mechanically interchangeable, but logic-level validation is required when substituting MC74AC125MG into ACT-designed circuits.
What thermal derating applies to MC74AC125MG in SOIC-14 package?
The MC74AC125MG in SOIC-14 (Case 751A) has a junction-to-air thermal resistance (θJA) of 116°C/W. At 25°C ambient, its maximum allowable power dissipation is 1077 mW. For continuous operation at 85°C ambient, power must be limited to ≤(150°C − 85°C)/116°C/W ≈ 560 mW to maintain TJ ≤150°C. This corresponds to average output loading below ±15 mA per channel under worst-case static conditions - a constraint explicitly defined in the Maximum Ratings table on page 2.
MC74AC125MG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 74AC
- Package/Case:
- 14-SOIC (0.209", 5.30mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 4
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 24mA, 24mA
- Voltage - Supply:
- 2V ~ 6V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOEIAJ-14
MC74AC125MG FAQ
1.How can I place an order for MC74AC125MG through Aetrix?
Please submit a Request for Quotation (RFQ) for MC74AC125MG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MC74AC125MG reliable?
The price and inventory of MC74AC125MG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC74AC125MG is usually 5 days.
3.What payment methods are accepted for MC74AC125MG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC74AC125MG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MC74AC125MG?
MC74AC125MG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MC74AC125MG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MC74AC125MG?
For technical support, including MC74AC125MG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC74AC125MG requirements.
6.How does Aetrix verify that MC74AC125MG is sourced from the original manufacturer or authorized distributors?
All MC74AC125MG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC74AC125MG meets industry standards.
7.What is the process for return or replacement of MC74AC125MG?
All MC74AC125MG units undergo pre-shipment inspection (PSI). If there is an issue with MC74AC125MG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MC74AC125MG part is unused and in its original packaging.
Return procedure for MC74AC125MG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MC74AC125MG Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

