onsemi MC74ACT02D
- Part No.:
- MC74ACT02D
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
MC74ACT02D.pdf
- Description:
- IC GATE NOR 4CH 2-INP 14SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,824
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MC74ACT02D from onsemi is a quad 2-input NOR gate in SOIC-14 package, designed for high-speed TTL-compatible logic interfacing at 5 V supply. It delivers 24 mA output drive, supports −40°C to +85°C operation, features 8.5 ns max propagation delay (tPLH/tPHL), and meets Pb-free RoHS compliance. It serves as a core combinational logic element in industrial control signal conditioning and digital bus arbitration circuits.
For engineers reviewing the MC74ACT02D datasheet, pinout, applications, or equivalent options, this page provides verified functional identity, validated SOIC-14 pin mapping, confirmed TTL-compatible input thresholds, real-world timing performance under 50 pF load, and two manufacturer-validated alternative parts with documented electrical and application differences.
Technical Context
The MC74ACT02D implements four independent 2-input NOR gates using advanced silicon-gate CMOS technology. Its inputs are TTL-compatible (VIH = 2.0 V min, VIL = 0.8 V max at VCC = 4.5–5.5 V), enabling direct interface with legacy 5 V TTL families without level-shifting.
Each gate provides symmetrical output drive: IOH = −24 mA and IOL = 24 mA at VCC = 5.0 V, with VOL ≤ 0.44 V and VOH ≥ 3.76 V under full load. Propagation delays are specified at CL = 50 pF and TA = −40°C to +85°C, with tPHL/tPLH ≤ 10 ns max at 5.0 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Function | Quad 2-input NOR gate - provides four independent Boolean OR-NOT operations per IC |
| Supply Voltage Range | 4.5 V to 5.5 V - requires stable 5 V rail; not rated for 3.3 V or wide-range operation |
| Output Drive | ±24 mA - sufficient to directly drive LEDs, small relays, or fan-out to ≥10 74ACT loads |
| Propagation Delay | ≤9.0 ns (tPLH), ≤10 ns (tPHL) at VCC = 5.0 V, CL = 50 pF - enables <110 MHz toggle rate in ring oscillator |
| Input Compatibility | TTL-compatible - accepts standard 5 V TTL VIH/VIL thresholds, eliminating need for external translators |
| Operating Temperature | −40°C to +85°C - qualified for industrial ambient environments without derating |
| ESD Rating | >2000 V HBM - withstands typical handling ESD events without protection circuitry |
Pinout & Package
MC74ACT02D is supplied in a 14-lead SOIC (Small Outline Integrated Circuit) package, case outline 751A, with 1.27 mm pitch and Pb-free finish (suffix D). Dimensions: 8.75 × 3.90 × 1.75 mm (L × W × H).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Input A of Gate 1 | First input to first NOR gate; referenced to GND/VCC for logic threshold compliance |
| 2 | Input B of Gate 1 | Second input to first NOR gate; both inputs must be low for high output |
| 3 | Output Y of Gate 1 | Active-low NOR output; sinks 24 mA or sources −24 mA into defined load |
| 4 | Input A of Gate 2 | First input to second independent NOR gate; electrically isolated from Gate 1 |
| 5 | Input B of Gate 2 | Second input to Gate 2; shares no internal nodes with other gates |
| 6 | Output Y of Gate 2 | Dedicated output node; capable of driving 50 pF load within 10 ns timing spec |
| 7 | GND | Ground reference for all inputs/outputs; must be low-impedance return path for 24 mA transients |
| 8 | Output Y of Gate 3 | Third NOR output; identical DC/AC specs to Pins 3 and 6 |
| 9 | Input B of Gate 3 | Second input to third gate; layout symmetry ensures matched trace lengths in PCB routing |
| 10 | Input A of Gate 3 | First input to Gate 3; pin order follows industry-standard dual-in-line logic convention |
| 11 | Output Y of Gate 4 | Fourth and final NOR output; fully characterized across temperature and voltage |
| 12 | Input B of Gate 4 | Second input to fourth gate; supports concurrent evaluation with other gates |
| 13 | Input A of Gate 4 | First input to Gate 4; completes quad gate set with no shared terminals |
| 14 | VCC | +5 V supply input; bypass capacitor (0.1 μF) required within 5 mm for noise immunity |
Key Features
| Feature | Design Value |
|---|---|
| TTL-compatible inputs | VIH = 2.0 V min, VIL = 0.8 V max at 5 V - enables plug-in replacement of 74LS02 in legacy 5 V systems |
| High-output drive | ±24 mA per output - eliminates need for external buffer stages when driving moderate capacitive or resistive loads |
| Pb-free SOIC-14 package | RoHS-compliant, JEDEC-standard footprint - supports automated SMT assembly and reflow without lead contamination risk |
| Low quiescent current | ICC ≤ 40 μA at VCC = 5.5 V - minimizes static power in always-on logic monitoring functions |
| Industrial temperature range | −40°C to +85°C operation - validated across full range with no parameter degradation or timing violation |
Applications
| Industrial PLC Input Conditioning | Digital Bus Arbitration Logic |
|---|---|
Use Scenario: Converting noisy 24 V sensor signals to clean 5 V logic levels in programmable logic controller backplanes. IC Role / Device Role / Timing Role: NOR gate used as active-low enable latch and signal combiner for multiple limit switches. Use Value: TTL-compatible inputs tolerate ±0.4 V noise margin; 24 mA drive ensures reliable transmission over 15 cm PCB traces to MCU GPIO. |
Use Scenario: Resolving contention between three microcontrollers sharing a common SPI data line with tri-state control. IC Role / Device Role / Timing Role: Quad NOR implements priority encoder logic to select master based on fixed hardware address bits. Use Value: 10 ns max propagation delay guarantees arbitration decision within one SPI clock cycle at 10 MHz. |
| Legacy System Logic Retrofit | Power Sequencing Control |
Use Scenario: Replacing obsolete 74LS02 in aging test equipment where board space and pinout must remain unchanged. IC Role / Device Role / Timing Role: Drop-in logic replacement performing identical truth table with improved noise immunity and drive strength. Use Value: Identical SOIC-14 pinout and TTL thresholds allow zero-layout modification; 24 mA drive extends lifetime of relay drivers. |
Use Scenario: Enabling auxiliary power rails only after primary 5 V and 3.3 V supplies stabilize in embedded instrumentation. IC Role / Device Role / Timing Role: NOR gate configured as active-low AND gate (via De Morgan) to monitor two independent reset signals. Use Value: Guaranteed VOL ≤ 0.44 V at 24 mA ensures clean low-level assertion to enable pins of downstream LDOs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad 2-input NOR gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74ACT02DR | Identical logic function, same SOIC-14 package, but TI-specified AC characteristics: tPLH/tPHL ≤ 7.5 ns (typ) vs. onsemi's 4.0 ns (typ); ICC max = 40 μA (same) | Valid for high-speed designs requiring tighter typical delay, but not drop-in due to minor VIL/VIH tolerance differences (TI: VIL = 0.7 V min) | Select SN74ACT02DR only if design requires sub-8 ns typical propagation and TI qualification documentation is mandated. |
| 74VHC02M | CMOS-only inputs (VIH = 3.5 V min at 5 V), lower drive (±8 mA), faster max delay (7.5 ns), wider supply (2–5.5 V) | Suitable for mixed-voltage systems (e.g., 3.3 V logic with 5 V peripherals) but cannot interface directly with TTL outputs without level shifters | Choose 74VHC02M when operating from 3.3 V or needing ultra-low ICC (<2 μA), but avoid when interfacing with legacy 5 V TTL sources. |
Compared with MC74ACT02D, SN74ACT02DR offers marginally better typical speed but narrower input noise margin, while 74VHC02M enables dual-supply flexibility at the cost of TTL compatibility and reduced drive - making MC74ACT02D optimal for robust 5 V industrial retrofits requiring guaranteed 24 mA sink/source.
Availability
MC74ACT02D is available at Aetrix Electronics and suitable for industrial PLC input conditioning, digital bus arbitration logic, legacy system logic retrofit, and power sequencing control requiring stable component supply, long-term lifecycle support, and RoHS-compliant sourcing.
Supply support for MC74ACT02D includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power management, analog, sensors, and logic solutions for automotive, industrial, and cloud infrastructure markets.
The MC74ACT02D belongs to onsemi's 74ACT high-speed CMOS logic family, engineered specifically for 5 V systems requiring TTL compatibility, robust output drive, and industrial temperature resilience without sacrificing speed or power efficiency.
FAQ
What is the maximum supply voltage rating for MC74ACT02D?
The absolute maximum DC supply voltage (VCC) for MC74ACT02D is +6.5 V, but the recommended operating range is strictly 4.5 V to 5.5 V. Operation above 5.5 V risks exceeding input/output voltage limits and may cause latch-up or accelerated wear-out. All published timing and drive specifications assume VCC = 5.0 V ±0.5 V, and the device is not characterized for reliable operation at 3.3 V or below.
Does MC74ACT02D support 3.3 V logic level inputs?
No, MC74ACT02D does not reliably accept 3.3 V logic level inputs. Its TTL-compatible input thresholds require VIH ≥ 2.0 V and VIL ≤ 0.8 V at VCC = 5.0 V - while a 3.3 V high signal may exceed VIH, it falls outside the guaranteed switching region and risks marginal operation or increased static current. For 3.3 V systems, use 74VHC02 or level-shifting buffers instead of MC74ACT02D.
What is the thermal resistance (θJA) of MC74ACT02D in SOIC-14 package?
The junction-to-ambient thermal resistance (θJA) for MC74ACT02D in SOIC-14 package is 116°C/W, measured per JESD51-7 under standard PCB conditions (1-inch² copper pad, 1 oz Cu). This value assumes no additional heatsinking; actual θJA will improve with larger copper areas or thermal vias. At maximum rated power dissipation (1077 mW), this yields ~125°C junction rise above ambient - well within the 150°C TJ limit when ambient stays ≤25°C.
Can MC74ACT02D drive a 50 pF capacitive load within its specified propagation delay?
Yes, MC74ACT02D's AC characteristics are explicitly tested and guaranteed at CL = 50 pF. The datasheet specifies tPLH ≤ 9.0 ns and tPHL ≤ 10 ns under these exact conditions at VCC = 5.0 V and TA = −40°C to +85°C. Driving heavier loads (>50 pF) increases delay nonlinearly and may violate setup/hold timing in synchronous systems - for >50 pF, add series termination or buffer stages rather than relying on MC74ACT02D alone.
Is MC74ACT02D pin-compatible with the older 74LS02 TTL device?
Yes, MC74ACT02D uses the identical SOIC-14 pinout as 74LS02 and performs the same quad 2-input NOR logic function. Its TTL-compatible inputs (VIH/VIL) and 5 V supply requirement make it a functional and physical drop-in replacement. However, note that MC74ACT02D draws significantly less quiescent current (40 μA vs. ~15 mA for 74LS02) and delivers higher output drive (±24 mA vs. ±8 mA), which may affect pull-up resistor sizing or fan-out calculations in legacy designs.
MC74ACT02D Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 74ACT
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Logic Type:
- NOR Gate
- Number of Circuits:
- 4
- Number of Inputs:
- 2
- Features:
- -
- Voltage - Supply:
- 4.5V ~ 5.5V
- Current - Quiescent (Max):
- 4 µA
- Current - Output High, Low:
- 24mA, 24mA
- Input Logic Level - Low:
- 0.8V
- Input Logic Level - High:
- 2V
- Max Propagation Delay @ V, Max CL:
- 9.5ns @ 5V, 50pF
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SOIC
MC74ACT02D FAQ
1.How can I place an order for MC74ACT02D through Aetrix?
Please submit a Request for Quotation (RFQ) for MC74ACT02D on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MC74ACT02D reliable?
The price and inventory of MC74ACT02D are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC74ACT02D is usually 5 days.
3.What payment methods are accepted for MC74ACT02D?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC74ACT02D transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MC74ACT02D?
MC74ACT02D orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MC74ACT02D order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MC74ACT02D?
For technical support, including MC74ACT02D datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC74ACT02D requirements.
6.How does Aetrix verify that MC74ACT02D is sourced from the original manufacturer or authorized distributors?
All MC74ACT02D products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC74ACT02D meets industry standards.
7.What is the process for return or replacement of MC74ACT02D?
All MC74ACT02D units undergo pre-shipment inspection (PSI). If there is an issue with MC74ACT02D, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MC74ACT02D part is unused and in its original packaging.
Return procedure for MC74ACT02D:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MC74ACT02D Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

