Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi MC74ACT05D

Name: MC74ACT05D
Brand: onsemi
SKU: MC74ACT05D
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: MC74ACT05D

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: 14-SOIC (0.154", 3.90mm Width)

Datasheet:: MC74ACT05D.pdf

Description:: IC INVERTER OD 6CH 1IN 14SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,421

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

MC74ACT05D from onsemi is a hex inverter IC with open-drain outputs, designed for level-shifting and wired-OR logic applications in 5 V TTL-compatible digital systems. It features six independent inverters, TTL-compatible inputs, ±24 mA output sink capability at V_CC = 5.0 V, and operates across −40°C to +85°C ambient temperature. It is commonly used in bus interface circuits requiring active-low open-drain signaling.

For engineers reviewing the MC74ACT05D datasheet, pinout, applications, or equivalent options, key selection criteria include its open-drain output architecture, 5 V supply compatibility, input voltage thresholds matching TTL logic levels, and SOIC-14 packaging for standard PCB layout integration.

Technical Context

The MC74ACT05D implements six independent CMOS inverter stages, each with an open-drain output stage enabling wired-OR connections and I²C-style bus driving. Its inputs meet TTL voltage thresholds (V_IL ≤ 0.8 V, V_VIH ≥ 2.0 V at V_CC = 5.0 V), ensuring direct interfacing with legacy 5 V TTL logic without pull-up resistors on inputs.

Each output supports up to 24 mA sink current with V_OL ≤ 0.1 V at I_OL = 24 mA, and exhibits propagation delays of t_PLZ/t_PZL ≤ 9.0 ns (max) at V_CC = 5.0 V and C_L = 50 pF. The device uses silicon-gate CMOS technology and is Pb-free per RoHS.

Key Specifications

Parameter	Value and Actual Design Meaning
Logic Function	Hex inverter with open-drain outputs - enables wired-OR bus structures and level translation.
Supply Voltage Range	4.5 V to 5.5 V - compatible with regulated 5 V systems; not rated for 3.3 V operation.
Input Compatibility	TTL-compatible - accepts VIH ≥ 2.0 V and VIL ≤ 0.8 V at VCC = 5.0 V, eliminating need for external level shifters.
Output Sink Current	24 mA per channel - sufficient to drive LEDs, MOSFET gates, or standard 5 V logic loads directly.
Propagation Delay	≤ 9.0 ns max (t_PLZ/t_PZL) at 5 V/50 pF - supports >50 MHz toggle rates in low-capacitance buses.
Operating Temperature	−40°C to +85°C - suitable for industrial and automotive under-hood control modules.
ESD Rating	HBM > 2000 V - provides robust handling during board assembly and system integration.

Pinout & Package

MC74ACT05D is supplied in a 14-pin SOIC package (Case 751A), with 1.27 mm pitch, 8.75 mm × 3.9 mm body size, and gull-wing leads. Pin 1 is index-marked; Pin 7 is GND; Pin 14 is V_CC.

Pin/Terminal	Circuit Role	Design Meaning
1, 3, 5, 9, 11, 13	Inverter Input (A1–A6)	Dedicated logic inputs for each of six inverter channels; TTL-compatible thresholds.
2, 4, 6, 8, 10, 12	Inverter Output (Y1–Y6)	Open-drain NMOS outputs - require external pull-up for HIGH state; support wired-OR.
7	GND	Ground reference for all logic and output stages; must be low-impedance for noise immunity.
14	V_CC	Positive supply rail (4.5–5.5 V); powers internal logic and output drivers.

Key Features

Feature	Design Value
Open-drain outputs	Enable shared-bus architectures (e.g., interrupt lines, reset nets) without contention or short-circuit risk.
TTL-compatible inputs	Direct interface with 74LS, 74F, and other 5 V TTL families without level-shifting circuitry.
24 mA output sink	Drives standard logic inputs, small-signal MOSFETs, or indicator LEDs without buffer amplifiers.
Pb-free SOIC-14 package	RoHS-compliant, industry-standard footprint compatible with automated SMT assembly and reflow profiles.
Wide operating temperature	Validated performance from −40°C to +85°C supports deployment in industrial control and automotive ECUs.

Applications

Industrial Bus Interface	Legacy System Level-Shifting
Use Scenario: Interfacing microcontroller GPIOs to a shared interrupt line across multiple peripheral devices. IC Role / Device Role / Timing Role: Open-drain inverter acting as active-low interrupt driver with wired-OR aggregation. Use Value: Eliminates discrete transistor pull-down stages; reduces BOM count and layout area while maintaining signal integrity.	Use Scenario: Converting 3.3 V MCU outputs to drive 5 V TTL logic inputs in mixed-voltage backplanes. IC Role / Device Role / Timing Role: Inverter with external pull-up to 5 V providing level-shifted, inverted control signals. Use Value: Achieves bidirectional voltage translation using only one passive resistor per channel and no active level shifter IC.
LED Driver Interface	Reset Signal Conditioning
Use Scenario: Driving common-anode status LEDs from a microcontroller with active-high logic. IC Role / Device Role / Timing Role: Inverter converting active-high MCU output into active-low sink path for LED cathodes. Use Value: Provides 24 mA sink per LED without additional transistors; simplifies firmware by retaining active-high control semantics.	Use Scenario: Generating synchronized, glitch-free active-low reset pulses for multiple 5 V logic devices. IC Role / Device Role / Timing Role: Inverter buffering and inverting a clean reset source before distribution to downstream logic. Use Value: Adds noise margin and drive strength while preserving timing integrity; avoids race conditions in multi-chip reset trees.

Industrial Bus Interface

Legacy System Level-Shifting

Use Scenario: Interfacing microcontroller GPIOs to a shared interrupt line across multiple peripheral devices.

IC Role / Device Role / Timing Role: Open-drain inverter acting as active-low interrupt driver with wired-OR aggregation.

Use Value: Eliminates discrete transistor pull-down stages; reduces BOM count and layout area while maintaining signal integrity.

Use Scenario: Converting 3.3 V MCU outputs to drive 5 V TTL logic inputs in mixed-voltage backplanes.

IC Role / Device Role / Timing Role: Inverter with external pull-up to 5 V providing level-shifted, inverted control signals.

Use Value: Achieves bidirectional voltage translation using only one passive resistor per channel and no active level shifter IC.

LED Driver Interface

Reset Signal Conditioning

Use Scenario: Driving common-anode status LEDs from a microcontroller with active-high logic.

IC Role / Device Role / Timing Role: Inverter converting active-high MCU output into active-low sink path for LED cathodes.

Use Value: Provides 24 mA sink per LED without additional transistors; simplifies firmware by retaining active-high control semantics.

Use Scenario: Generating synchronized, glitch-free active-low reset pulses for multiple 5 V logic devices.

IC Role / Device Role / Timing Role: Inverter buffering and inverting a clean reset source before distribution to downstream logic.

Use Value: Adds noise margin and drive strength while preserving timing integrity; avoids race conditions in multi-chip reset trees.

Equivalent & Alternatives

The following parts are listed as comparable options for similar hex inverter with open-drain applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC06A	3.3 V only (1.65–3.6 V), CMOS inputs, 24 mA sink, smaller TSSOP-14 package.	Not TTL-compatible; requires level shifting when interfacing with 5 V systems.	Select when operating exclusively in 3.3 V domains and space-constrained layouts are required.
74HC05	CMOS inputs (VIH = 3.15 V min @ 4.5 V), 5.5 V max VCC, 4 mA sink - lower drive strength.	Cannot directly replace MC74ACT05D in TTL-driven systems due to higher VIH threshold and reduced sink current.	Choose only if system uses pure CMOS logic and load currents remain below 4 mA per output.

Compared with SN74LVC06A and 74HC05, the MC74ACT05D uniquely delivers TTL-compatible inputs and 24 mA sink capability within a standard 5 V supply domain - making it the only drop-in solution for legacy 5 V bus interface upgrades without redesigning input drive or output loading networks.

Availability

MC74ACT05D is available at Aetrix Electronics and suitable for industrial bus interface, legacy system level-shifting, LED driver interface, and reset signal conditioning requiring stable component supply and long-term industrial availability.

Supply support for MC74ACT05D includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power management, analog, logic, and sensor solutions for automotive, industrial, and cloud infrastructure markets.

The MC74ACT05D belongs to onsemi's 74ACT high-speed CMOS logic family, engineered for pin-for-pin replacement of legacy 74LS logic in 5 V systems while delivering improved noise immunity, lower power, and wider operating margins.

FAQ

What is the maximum supply voltage for MC74ACT05D?

The MC74ACT05D has an absolute maximum DC supply voltage (V_CC) of +6.5 V, but its recommended operating range is strictly 4.5 V to 5.5 V. Operation outside this range may cause parametric degradation or reliability issues. The MC74ACT05D is not characterized or guaranteed for 3.3 V operation - use MC74AC05 or 74LVC06A for lower-voltage systems.

Does MC74ACT05D support true TTL input compatibility?

Yes, the MC74ACT05D features TTL-compatible inputs: V_IL ≤ 0.8 V and V_IH ≥ 2.0 V at V_CC = 5.0 V, matching standard 74LS logic thresholds. This allows direct connection to TTL outputs without pull-up resistors on inputs - a key distinction from standard CMOS-input variants like 74HC05.

Can MC74ACT05D outputs be paralleled for higher current?

No - MC74ACT05D outputs are open-drain but not designed for paralleling. Each output must drive its own load or share a common pull-up resistor on a wired-OR bus. Paralleling outputs risks mismatched turn-on/turn-off timing and potential shoot-through during transitions, violating the device's safe operating area.

What is the typical propagation delay of MC74ACT05D at 5 V?

The MC74ACT05D exhibits typical propagation delays of 1.5 ns (t_PLZ/t_PZL) at V_CC = 5.0 V and C_L = 50 pF, with a maximum of 9.0 ns over temperature and voltage extremes. These values apply to each inverter independently and are measured between 50% input and 50% output voltage transitions.

Is MC74ACT05D available in RoHS-compliant packaging?

Yes, the MC74ACT05D is manufactured in Pb-free SOIC-14 packaging (suffix "D") and marked with "G" to indicate RoHS compliance. The device meets JEDEC J-STD-020 moisture sensitivity level 1 and is qualified for standard reflow soldering profiles per IPC/JEDEC J-STD-020.

MC74ACT05D Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 74ACT

Package/Case:: 14-SOIC (0.154", 3.90mm Width)

Packaging:: Tube

Product Status:: Obsolete

Logic Type:: Inverter

Number of Circuits:: 6

Number of Inputs:: 1

Features:: Open Drain

Voltage - Supply:: 4.5V ~ 5.5V

Current - Quiescent (Max):: 4 µA

Current - Output High, Low:: -, 24mA

Input Logic Level - Low:: 0.8V

Input Logic Level - High:: 2V

Max Propagation Delay @ V, Max CL:: 8.5ns @ 5V, 50pF

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 14-SOIC

MC74ACT05D FAQ

1.How can I place an order for MC74ACT05D through Aetrix?

Please submit a Request for Quotation (RFQ) for MC74ACT05D on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for MC74ACT05D reliable?

The price and inventory of MC74ACT05D are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MC74ACT05D is usually 5 days.

3.What payment methods are accepted for MC74ACT05D?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MC74ACT05D transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for MC74ACT05D?

MC74ACT05D orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your MC74ACT05D order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for MC74ACT05D?

For technical support, including MC74ACT05D datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MC74ACT05D requirements.

6.How does Aetrix verify that MC74ACT05D is sourced from the original manufacturer or authorized distributors?

All MC74ACT05D products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MC74ACT05D meets industry standards.

7.What is the process for return or replacement of MC74ACT05D?

All MC74ACT05D units undergo pre-shipment inspection (PSI). If there is an issue with MC74ACT05D, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The MC74ACT05D part is unused and in its original packaging.

Return procedure for MC74ACT05D:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…